



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M2 (Intel Xeon X5680, 3.33 GHz)

SPECint_rate2006 = 407

SPECint_rate_base2006 = 381

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Feb-2011

Hardware Availability: Mar-2011

Software Availability: Jan-2011



SPECint_rate_base2006 = 381

SPECint_rate2006 = 407

Hardware

CPU Name: Intel Xeon X5680
CPU Characteristics: Intel Turbo Boost Technology up to 3.60 GHz
CPU MHz: 3333
FPU: Integrated
CPU(s) enabled: 12 cores, 2 chips, 6 cores/chip, 2 threads/core
CPU(s) orderable: 1 ,2 chips
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 256 KB I+D on chip per core
L3 Cache: 12 MB I+D on chip per chip
Other Cache: None
Memory: 48 GB (12 x 4 GB 2Rx4 PC3L-10600R-9 ECC)
Disk Subsystem: 73 GB SAS, 15K RPM
Other Hardware: None

Software

Operating System: SUSE Linux Enterprise Server 11 (x86_64) with SP1, Kernel 2.6.32.12-0.7-default
Compiler: Intel C++ Compiler XE for applications running on IA-32 Version 12.0.1.116 Build 20101116
Auto Parallel: No
File System: ext3
System State: Run level 3 (multi-user)
Base Pointers: 32-bit
Peak Pointers: 32/64-bit
Other Software: Microquill SmartHeap V9.01 Binaries compiled on RHEL5.5 with binutils-2.17.50.0.6-14.el5



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M2 (Intel Xeon X5680, 3.33 GHz)

SPECint_rate2006 = 407

SPECint_rate_base2006 = 381

CPU2006 license: 9019

Test date: Feb-2011

Test sponsor: Cisco Systems

Hardware Availability: Mar-2011

Tested by: Cisco Systems

Software Availability: Jan-2011

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	24	673	348	692	339	676	347	24	570	412	552	425	552	425
401.bzip2	24	1021	227	1022	227	1015	228	24	971	239	970	239	957	242
403.gcc	24	760	254	761	254	765	253	24	748	258	753	257	774	250
429.mcf	24	724	302	715	306	714	306	12	276	396	290	378	277	396
445.gobmk	24	638	394	647	389	646	390	24	606	416	603	418	614	410
456.hammer	24	453	494	453	494	454	494	12	195	574	195	575	195	574
458.sjeng	24	768	378	768	378	767	378	24	728	399	728	399	726	400
462.libquantum	24	258	1930	260	1910	263	1890	24	258	1930	260	1910	263	1890
464.h264ref	24	981	541	971	547	1022	520	24	1019	521	1016	523	1010	526
471.omnetpp	24	641	234	641	234	641	234	24	624	240	623	241	623	241
473.astar	24	720	234	716	235	719	234	24	720	234	716	235	719	234
483.xalancbmk	24	448	370	446	371	448	370	24	448	370	446	371	448	370

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The config file option 'submit' was used.
numactl was used to bind copies to the cores

Operating System Notes

ulimit -s unlimited was used to set the stacksize to unlimited prior to run
Large pages were not enabled for this run

Platform Notes

BIOS Configuration : Data Reuse Optimization = Disabled

Base Compiler Invocation

C benchmarks:
icc -m32

C++ benchmarks:
icpc -m32



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M2 (Intel Xeon X5680, 3.33 GHz)

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

SPECint_rate2006 = 407

SPECint_rate_base2006 = 381

Test date: Feb-2011

Hardware Availability: Mar-2011

Software Availability: Jan-2011

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32

462.libquantum: -DSPEC_CPU_LINUX

483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:

```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch  
-B /usr/share/libhugetlbf/ -Wl,-hugetlbf-link=BDT
```

C++ benchmarks:

```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -Wl,-z,muldefs  
-L/smartheap -lsmartheap  
-B /usr/share/libhugetlbf/ -Wl,-hugetlbf-link=BDT
```

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m32

400.perlbench: icc -m64

401.bzip2: icc -m64

456.hmmer: icc -m64

458.sjeng: icc -m64

C++ benchmarks:

icpc -m32

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64

401.bzip2: -DSPEC_CPU_LP64

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M2 (Intel Xeon X5680, 3.33 GHz)

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

SPECint_rate2006 = 407

SPECint_rate_base2006 = 381

Test date: Feb-2011

Hardware Availability: Mar-2011

Software Availability: Jan-2011

Peak Portability Flags (Continued)

```
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX
```

Peak Optimization Flags

C benchmarks:

```
400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
               -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
               -B /usr/share/libhugetlbfs/ -Wl,-melf_x86_64 -Wl,-hugetlbfs-link=BDT

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
            -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
            -opt-prefetch -auto-ilp32 -ansi-alias
            -B /usr/share/libhugetlbfs/ -Wl,-melf_x86_64 -Wl,-hugetlbfs-link=BDT

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div
          -B /usr/share/libhugetlbfs/ -Wl,-hugetlbfs-link=BDT

429.mcf: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
           -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
           -ansi-alias -auto-ilp32

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
            -ansi-alias -auto-ilp32

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32
            -B /usr/share/libhugetlbfs/ -Wl,-melf_x86_64 -Wl,-hugetlbfs-link=BDT

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
            -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
            -unroll4 -auto-ilp32
            -B /usr/share/libhugetlbfs/ -Wl,-melf_x86_64 -Wl,-hugetlbfs-link=BDT

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
              -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
              -unroll2 -ansi-alias
```

C++ benchmarks:

```
471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
              -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
              -ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
              -L/smartheap -lsmartheap
```

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M2 (Intel Xeon X5680, 3.33 GHz)

SPECint_rate2006 = 407

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Feb-2011

Hardware Availability: Mar-2011

Software Availability: Jan-2011

Peak Optimization Flags (Continued)

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic12.0-linux64-revB.html>
<http://www.spec.org/cpu2006/flags/Intel-Platform-Settings.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic12.0-linux64-revB.xml>
<http://www.spec.org/cpu2006/flags/Intel-Platform-Settings.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.1.

Report generated on Wed Jul 23 15:39:17 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 24 March 2011.