



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M2 (Intel Xeon X5670, 2.93 GHz)

SPECint_rate2006 = 386

SPECint_rate_base2006 = 364

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Feb-2011

Hardware Availability: Mar-2011

Software Availability: Jan-2011



SPECint_rate_base2006 = 364

SPECint_rate2006 = 386

Hardware

CPU Name: Intel Xeon X5670
CPU Characteristics: Intel Turbo Boost Technology up to 3.33 GHz
CPU MHz: 2933
FPU: Integrated
CPU(s) enabled: 12 cores, 2 chips, 6 cores/chip, 2 threads/core
CPU(s) orderable: 1 ,2 chips
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 256 KB I+D on chip per core
L3 Cache: 12 MB I+D on chip per chip
Other Cache: None
Memory: 48 GB (12 x 4 GB 2Rx4 PC3L-10600R-9, ECC)
Disk Subsystem: 73 GB SAS, 15K RPM
Other Hardware: None

Software

Operating System: SUSE Linux Enterprise Server 11 (x86_64) with SP1, Kernel 2.6.32.12-0.7-default
Compiler: Intel C++ Compiler XE for applications running on IA-32 Version 12.0.1.116 Build 20101116
Auto Parallel: No
File System: ext3
System State: Run level 3 (multi-user)
Base Pointers: 32-bit
Peak Pointers: 32/64-bit
Other Software: Microquill SmartHeap V9.01 Binaries compiled on RHEL5.5 with binutils-2.17.50.0.6-14.el5



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems	SPECint_rate2006 =	386
Cisco UCS B200 M2 (Intel Xeon X5670, 2.93 GHz)	SPECint_rate_base2006 =	364
CPU2006 license: 9019	Test date:	Feb-2011
Test sponsor: Cisco Systems	Hardware Availability:	Mar-2011
Tested by: Cisco Systems	Software Availability:	Jan-2011

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	24	739	317	726	323	723	324	24	606	387	607	386	599	392
401.bzip2	24	1080	215	1061	218	1074	216	24	1019	227	1021	227	1002	231
403.gcc	24	781	247	775	249	778	248	24	766	252	776	249	777	249
429.mcf	24	728	301	715	306	714	306	12	288	381	286	383	280	391
445.gobmk	24	689	365	690	365	688	366	24	652	386	653	386	655	384
456.hmmer	24	478	469	476	470	477	469	12	213	525	213	525	213	526
458.sjeng	24	829	350	830	350	831	350	24	783	371	782	371	782	371
462.libquantum	24	271	1840	271	1830	272	1830	24	271	1840	271	1830	272	1830
464.h264ref	24	1044	509	1060	501	1073	495	24	1038	512	1050	506	1094	485
471.omnetpp	24	643	233	641	234	643	233	24	628	239	628	239	628	239
473.astar	24	752	224	753	224	755	223	24	752	224	753	224	755	223
483.xalancbmk	24	466	355	467	355	467	354	24	466	355	467	355	467	354

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The config file option 'submit' was used.
numactl was used to bind copies to the cores

Operating System Notes

ulimit -s unlimited was used to set the stacksize to unlimited prior to run
Large pages were not enabled for this run

Platform Notes

BIOS Configuration : Data Reuse Optimization = Disabled

Base Compiler Invocation

C benchmarks:
icc -m32

C++ benchmarks:
icpc -m32



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M2 (Intel Xeon X5670, 2.93 GHz)

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

SPECint_rate2006 = 386

SPECint_rate_base2006 = 364

Test date: Feb-2011

Hardware Availability: Mar-2011

Software Availability: Jan-2011

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32

462.libquantum: -DSPEC_CPU_LINUX

483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:

```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch  
-B /usr/share/libhugetlbf/ -Wl,-hugetlbf-link=BDT
```

C++ benchmarks:

```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -Wl,-z,muldefs  
-L/smartheap -lsmartheap  
-B /usr/share/libhugetlbf/ -Wl,-hugetlbf-link=BDT
```

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m32

400.perlbench: icc -m64

401.bzip2: icc -m64

456.hmmer: icc -m64

458.sjeng: icc -m64

C++ benchmarks:

icpc -m32

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64

401.bzip2: -DSPEC_CPU_LP64

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M2 (Intel Xeon X5670, 2.93 GHz)

SPECint_rate2006 = 386

SPECint_rate_base2006 = 364

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Feb-2011

Hardware Availability: Mar-2011

Software Availability: Jan-2011

Peak Portability Flags (Continued)

456.hmmer: -DSPEC_CPU_LP64
 458.sjeng: -DSPEC_CPU_LP64
 462.libquantum: -DSPEC_CPU_LINUX
 483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
 -opt-prefetch -auto-ilp32 -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div
 -B /usr/share/libhugetlbfs/ -Wl,-hugetlbfs-link=BDT

429.mcf: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
 -ansi-alias -auto-ilp32

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
 -ansi-alias -auto-ilp32

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -unroll12 -auto-ilp32
 -B /usr/share/libhugetlbfs/ -Wl,-melf_x86_64 -Wl,-hugetlbfs-link=BDT

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
 -unroll14 -auto-ilp32

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
 -unroll12 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
 -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
 -ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
 -L/smartheap -lsmartheap

473.astar: basepeak = yes

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M2 (Intel Xeon X5670, 2.93 GHz)

SPECint_rate2006 = 386

SPECint_rate_base2006 = 364

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Feb-2011

Hardware Availability: Mar-2011

Software Availability: Jan-2011

Peak Optimization Flags (Continued)

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=__alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic12.0-linux64-revB.html>

<http://www.spec.org/cpu2006/flags/Intel-Platform-Settings.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic12.0-linux64-revB.xml>

<http://www.spec.org/cpu2006/flags/Intel-Platform-Settings.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.1.

Report generated on Wed Jul 23 15:33:43 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 24 March 2011.