



SPEC[®] CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint[®]_rate2006 = 310

Cisco UCS C200 M2 (Intel Xeon L5640, 2.26 GHz)

SPECint_rate_base2006 = 289

CPU2006 license: 9019


Test date: Mar-2011

Test sponsor: Cisco Systems

Hardware Availability: Mar-2011

Tested by: Cisco Systems

Software Availability: Jan-2011



SPECint_rate2006 = 310

SPECint_rate_base2006 = 289

Hardware

CPU Name: Intel Xeon L5640
 CPU Characteristics: Intel Turbo Boost Technology up to 2.80 GHz
 CPU MHz: 2267
 FPU: Integrated
 CPU(s) enabled: 12 cores, 2 chips, 6 cores/chip, 2 threads/core
 CPU(s) orderable: 1, 2 chips
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 12 MB I+D on chip per chip
 Other Cache: None
 Memory: 48 GB (12 x 4 GB 2Rx4 PC3L-10600R-9, ECC)
 Disk Subsystem: 73 GB SAS, 15K RPM
 Other Hardware: None

Software

Operating System: SUSE Linux Enterprise Server 11 (x86_64) with SP1, Kernel 2.6.32.12-0.7-default
 Compiler: Intel C++ Compiler XE for applications running on IA-32, Version 12.0.1.116 Build 20101116
 Auto Parallel: No
 File System: ext3
 System State: Run level 3 (multi-user)
 Base Pointers: 32-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V9.01, Binaries compiled on RHEL5.5 with binutils-2.17.50.0.6-14.el5



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint_rate2006 = 310

Cisco UCS C200 M2 (Intel Xeon L5640, 2.26 GHz)

SPECint_rate_base2006 = 289

CPU2006 license: 9019

Test date: Mar-2011

Test sponsor: Cisco Systems

Hardware Availability: Mar-2011

Tested by: Cisco Systems

Software Availability: Jan-2011

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	24	960	244	967	242	959	245	24	786	298	794	295	789	297
401.bzip2	24	1327	175	1327	174	1330	174	24	1251	185	1256	184	1252	185
403.gcc	24	974	198	958	202	974	198	24	961	201	940	206	971	199
429.mcf	24	893	245	874	250	874	250	12	341	321	347	316	324	338
445.gobmk	24	897	281	899	280	895	281	24	852	295	849	297	853	295
456.hammer	24	622	360	630	355	624	359	12	264	424	265	423	264	425
458.sjeng	24	1067	272	1068	272	1072	271	24	1011	287	1014	286	1014	286
462.libquantum	24	331	1500	336	1480	336	1480	24	331	1500	336	1480	336	1480
464.h264ref	24	1378	385	1403	379	1404	378	24	1363	390	1355	392	1367	389
471.omnetpp	24	739	203	740	203	741	202	24	724	207	724	207	724	207
473.astar	24	948	178	951	177	947	178	24	948	178	951	177	947	178
483.xalancbmk	24	571	290	570	290	571	290	24	571	290	570	290	571	290

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The config file option 'submit' was used.
numactl was used to bind copies to the cores

Operating System Notes

ulimit -s unlimited was used to set the stacksize to unlimited prior to run
Large pages were not enabled for this run

Platform Notes

BIOS Configuration : Data Reuse Optimization = Disabled

Base Compiler Invocation

C benchmarks:
icc -m32

C++ benchmarks:
icpc -m32



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint_rate2006 = 310

Cisco UCS C200 M2 (Intel Xeon L5640, 2.26 GHz)

SPECint_rate_base2006 = 289

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Mar-2011

Hardware Availability: Mar-2011

Software Availability: Jan-2011

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch
-B /usr/share/libhugetlbfs/ -Wl,-hugetlbfs-link=BDT

C++ benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -Wl,-z,muldefs
-L/smartheap -lsmartheap
-B /usr/share/libhugetlbfs/ -Wl,-hugetlbfs-link=BDT

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m32

400.perlbench: icc -m64

401.bzip2: icc -m64

456.hmmer: icc -m64

458.sjeng: icc -m64

C++ benchmarks:

icpc -m32

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint_rate2006 = 310

Cisco UCS C200 M2 (Intel Xeon L5640, 2.26 GHz)

SPECint_rate_base2006 = 289

CPU2006 license: 9019

Test date: Mar-2011

Test sponsor: Cisco Systems

Hardware Availability: Mar-2011

Tested by: Cisco Systems

Software Availability: Jan-2011

Peak Portability Flags (Continued)

456.hmmcr: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-B /usr/share/libhugetlbfs/ -Wl,-melf_x86_64 -Wl,-hugetlbfs-link=BDT

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-prefetch -auto-ilp32 -ansi-alias
-B /usr/share/libhugetlbfs/ -Wl,-melf_x86_64 -Wl,-hugetlbfs-link=BDT

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div
-B /usr/share/libhugetlbfs/ -Wl,-hugetlbfs-link=BDT

429.mcf: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -auto-ilp32

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
-ansi-alias -auto-ilp32

456.hmmcr: -xSSE4.2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32
-B /usr/share/libhugetlbfs/ -Wl,-melf_x86_64 -Wl,-hugetlbfs-link=BDT

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll4 -auto-ilp32
-B /usr/share/libhugetlbfs/ -Wl,-melf_x86_64 -Wl,-hugetlbfs-link=BDT

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/smartheap -lsmartheap

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint_rate2006 = 310

Cisco UCS C200 M2 (Intel Xeon L5640, 2.26 GHz)

SPECint_rate_base2006 = 289

CPU2006 license: 9019

Test date: Mar-2011

Test sponsor: Cisco Systems

Hardware Availability: Mar-2011

Tested by: Cisco Systems

Software Availability: Jan-2011

Peak Optimization Flags (Continued)

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic12.0-linux64-revB.html>

<http://www.spec.org/cpu2006/flags/Cisco-BIOS-Platform-Settings.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic12.0-linux64-revB.xml>

<http://www.spec.org/cpu2006/flags/Cisco-BIOS-Platform-Settings.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.1.

Report generated on Wed Jul 23 19:36:35 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 12 April 2011.