



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B440 M2 (Intel Xeon E7-4860, 2.27 GHz)

SPECint_rate2006 = 1020

SPECint_rate_base2006 = 965

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2011

Hardware Availability: May-2011

Software Availability: Mar-2011



SPECint_rate2006 = 1020

SPECint_rate_base2006 = 965

Hardware

CPU Name: Intel Xeon E7-4860
CPU Characteristics: Intel Turbo Boost Technology up to 2.67 GHz
CPU MHz: 2267
FPU: Integrated
CPU(s) enabled: 40 cores, 4 chips, 10 cores/chip, 2 threads/core
CPU(s) orderable: 1,2,3,4 chips
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 256 KB I+D on chip per core
L3 Cache: 24 MB I+D on chip per chip
Other Cache: None
Memory: 512 GB (32 x 16 GB 4Rx4 PC3-8500R-9, ECC)
Disk Subsystem: 146 GB SAS, 15K RPM
Other Hardware: None

Software

Operating System: Red Hat Enterprise Linux Server release 6.1 Beta Kernel 2.6.32-130.el6.x86_64
Compiler: Intel C++ Compiler XE for applications running on IA-32 Version 12.0.1.116 Build 20101116
Auto Parallel: No
File System: ext3
System State: Run level 3 (multi-user)
Base Pointers: 32-bit
Peak Pointers: 32/64-bit
Other Software: Microquill SmartHeap V9.01



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B440 M2 (Intel Xeon E7-4860, 2.27 GHz)

SPECint_rate2006 = 1020

SPECint_rate_base2006 = 965

CPU2006 license: 9019

Test date: May-2011

Test sponsor: Cisco Systems

Hardware Availability: May-2011

Tested by: Cisco Systems

Software Availability: Mar-2011

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	80	990	789	987	792	989	790	80	822	951	827	945	830	941
401.bzip2	80	1401	551	1399	552	1401	551	80	1330	581	1342	575	1327	582
403.gcc	80	821	784	820	785	823	783	80	819	786	819	787	825	781
429.mcf	80	632	1160	627	1160	628	1160	80	596	1220	597	1220	597	1220
445.gobmk	80	930	903	929	903	931	902	80	884	949	883	950	883	950
456.hammer	80	607	1230	606	1230	607	1230	80	482	1550	483	1540	482	1550
458.sjeng	80	1111	871	1112	871	1112	870	80	1040	930	1040	930	1040	931
462.libquantum	80	366	4530	367	4520	367	4510	80	366	4530	367	4520	367	4510
464.h264ref	80	1438	1230	1398	1270	1449	1220	80	1445	1230	1450	1220	1445	1230
471.omnetpp	80	899	556	900	555	903	554	80	840	595	840	595	841	594
473.astar	80	975	576	973	577	974	576	80	975	576	973	577	974	576
483.xalancbmk	80	576	959	576	958	576	959	80	576	959	576	958	576	959

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The config file option 'submit' was used.
numactl was used to bind copies to the cores

Operating System Notes

ulimit -s unlimited was used to set the stacksize to unlimited prior to run
Large pages were disabled for this run

Platform Notes

BIOS Configuration : Data Reuse Optimization = Disabled

General Notes

Binaries compiled on RHEL5.5 with
binutils-2.17.50.0.6-14.el5

Base Compiler Invocation

C benchmarks:
icc -m32

C++ benchmarks:
icpc -m32



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B440 M2 (Intel Xeon E7-4860, 2.27 GHz)

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

SPECint_rate2006 = 1020

SPECint_rate_base2006 = 965

Test date: May-2011

Hardware Availability: May-2011

Software Availability: Mar-2011

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32

462.libquantum: -DSPEC_CPU_LINUX

483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:

```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch  
-B /usr/share/libhugetlbfsl -Wl,-hugetlbfsl-link=BDT
```

C++ benchmarks:

```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -Wl,-z,muldefs  
-L/smartheap -lsmartheap  
-B /usr/share/libhugetlbfsl -Wl,-hugetlbfsl-link=BDT
```

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m32

400.perlbench: icc -m64

401.bzip2: icc -m64

456.hmmer: icc -m64

458.sjeng: icc -m64

C++ benchmarks:

icpc -m32

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64

401.bzip2: -DSPEC_CPU_LP64

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B440 M2 (Intel Xeon E7-4860, 2.27 GHz)

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

SPECint_rate2006 = 1020

SPECint_rate_base2006 = 965

Test date: May-2011

Hardware Availability: May-2011

Software Availability: Mar-2011

Peak Portability Flags (Continued)

456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-B /usr/share/libhugetlbfs/ -Wl,-melf_x86_64 -Wl,-hugetlbfs-link=BDT

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-prefetch -auto-ilp32 -ansi-alias
-B /usr/share/libhugetlbfs/ -Wl,-melf_x86_64 -Wl,-hugetlbfs-link=BDT

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div
-B /usr/share/libhugetlbfs/ -Wl,-hugetlbfs-link=BDT

429.mcf: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -auto-ilp32

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
-ansi-alias -auto-ilp32

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32
-B /usr/share/libhugetlbfs/ -Wl,-melf_x86_64 -Wl,-hugetlbfs-link=BDT

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll4 -auto-ilp32
-B /usr/share/libhugetlbfs/ -Wl,-melf_x86_64 -Wl,-hugetlbfs-link=BDT

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/smartheap -lsmartheap

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B440 M2 (Intel Xeon E7-4860, 2.27 GHz)

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

SPECint_rate2006 = 1020

SPECint_rate_base2006 = 965

Test date: May-2011

Hardware Availability: May-2011

Software Availability: Mar-2011

Peak Optimization Flags (Continued)

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic12.0-linux64-revB.html>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic12.0-linux64-revB.xml>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.1.

Report generated on Wed Jul 23 21:43:19 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 5 July 2011.