



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4640 v2, 2.20 GHz)

SPECint®2006 = 41.0

SPECint_base2006 = 36.9

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jun-2014

Hardware Availability: Dec-2013

Software Availability: Sep-2013



Hardware

CPU Name: Intel Xeon E5-4640 v2
 CPU Characteristics: Intel Turbo Boost Technology up to 2.70 GHz
 CPU MHz: 2200
 FPU: Integrated
 CPU(s) enabled: 40 cores, 4 chips, 10 cores/chip, 2 threads/core
 CPU(s) orderable: 1,2,3,4 chip
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 20 MB I+D on chip per chip
 Other Cache: None
 Memory: 256 GB (32 x 8 GB 2Rx4 PC3-14900R-13, ECC)
 Disk Subsystem: 1 X 300 GB 15000 RPM SAS
 Other Hardware: None

Software

Operating System: Red Hat Enterprise Linux Server release 6.4 (Santiago)
 2.6.32-358.el6.x86_64
 Compiler: C/C++: Version 14.0.0.080 of Intel C++ Studio XE for Linux
 Auto Parallel: Yes
 File System: ext4
 System State: Run level 3 (multi-user)
 Base Pointers: 32/64-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V10.0



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4640 v2, 2.20 GHz)

SPECint2006 = 41.0

SPECint_base2006 = 36.9

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Jun-2014
Hardware Availability: Dec-2013
Software Availability: Sep-2013

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	422	23.1	421	23.2	421	23.2	338	28.9	338	28.9	338	28.9
401.bzip2	561	17.2	564	17.1	563	17.1	557	17.3	556	17.3	556	17.4
403.gcc	337	23.9	337	23.9	337	23.9	395	20.4	389	20.7	394	20.4
429.mcf	177	51.7	178	51.3	179	50.8	177	51.7	178	51.3	179	50.8
445.gobmk	694	15.1	693	15.1	694	15.1	534	19.7	535	19.6	535	19.6
456.hammer	216	43.1	217	43.0	221	42.3	218	42.8	218	42.8	218	42.9
458.sjeng	567	21.3	567	21.3	567	21.3	581	20.8	556	21.8	593	20.4
462.libquantum	7.93	2610	7.93	2610	7.93	2610	7.93	2610	7.93	2610	7.93	2610
464.h264ref	899	24.6	901	24.6	899	24.6	526	42.1	527	42.0	526	42.0
471.omnetpp	265	23.6	412	15.2	413	15.1	275	22.7	266	23.5	274	22.8
473.astar	305	23.0	301	23.4	303	23.1	305	23.0	301	23.4	303	23.1
483.xalancbmk	163	42.4	163	42.3	163	42.4	164	42.0	164	42.0	165	41.8

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

```

Intel HT Technology = Enabled
CPU performance set to HPC
Power Technology set to Custom
CPU Power State C6 set to Disabled
CPU Power State C1 Enhanced set to Disabled
Memory RAS configuration set to Maximum Performance
DRAM Clock Throttling Set to Performance
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6818
$Rev: 6818 $ $Date:: 2012-07-17 #$ e86d102572650a6e4d596a3cee98f191
running on rhel6.4 Mon Jun  2 09:16:26 2014

```

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see: <http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

```

From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E5-4640 v2 @ 2.20GHz
4 "physical id"s (chips)
80 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
cpu cores : 10

```

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4640 v2, 2.20 GHz)

SPECint2006 = 41.0

SPECint_base2006 = 36.9

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jun-2014

Hardware Availability: Dec-2013

Software Availability: Sep-2013

Platform Notes (Continued)

```

siblings      : 20
physical 0: cores 0 1 2 3 4 8 9 10 11 12
physical 1: cores 0 1 2 3 4 8 9 10 11 12
physical 2: cores 0 1 2 3 4 8 9 10 11 12
physical 3: cores 0 1 2 3 4 8 9 10 11 12
cache size   : 20480 KB

```

From /proc/meminfo

```

MemTotal:      264496064 kB
HugePages_Total: 0
Hugepagesize:  2048 kB

```

/usr/bin/lsb_release -d

Red Hat Enterprise Linux Server release 6.4 (Santiago)

From /etc/*release* /etc/*version*

```

redhat-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server

```

uname -a:

```

Linux rhel6.4 2.6.32-358.el6.x86_64 #1 SMP Tue Jan 29 11:47:41 EST 2013
x86_64 x86_64 x86_64 GNU/Linux

```

run-level 3 May 27 10:36

SPEC is set to: /opt/cpu2006-1.2

```

Filesystem      Type      Size  Used Avail Use% Mounted on
/dev/sdal        ext4      275G  14G  247G   6% /

```

Additional information from dmidecode:

BIOS Cisco Systems, Inc. B420M3.2.2.1.8.042120142113 04/21/2014

Memory:

```

32x 0xAD00 HMT31GR7EFR4C-RD 8 GB 1600 MHz 2 rank
16x NO DIMM NO DIMM

```

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

KMP_AFFINITY = "granularity=fine,compact,1,0"

LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh"

OMP_NUM_THREADS = "80"

Binaries compiled on a system with 1x Core i7-860 CPU + 8GB

memory using RedHat EL 6.4

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled

runspec command invoked through numactl i.e.:

numactl --interleave=all runspec <etc>



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4640 v2, 2.20 GHz)

SPECint2006 = 41.0

SPECint_base2006 = 36.9

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Jun-2014
Hardware Availability: Dec-2013
Software Availability: Sep-2013

Base Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks:
icpc -m64

Base Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -DSPEC_CPU_LP64
429.mcf: -DSPEC_CPU_LP64
445.gobmk: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
464.h264ref: -DSPEC_CPU_LP64
471.omnetpp: -DSPEC_CPU_LP64
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -parallel -opt-prefetch -auto-p32

C++ benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -auto-p32
-Wl,-z,muldefs -L/sh -lsmartheap64

Base Other Flags

C benchmarks:
403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m64

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4640 v2, 2.20 GHz)

SPECint2006 = 41.0

SPECint_base2006 = 36.9

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jun-2014

Hardware Availability: Dec-2013

Software Availability: Sep-2013

Peak Compiler Invocation (Continued)

400.perlbench: `icc -m32`

445.gobmk: `icc -m32`

464.h264ref: `icc -m32`

C++ benchmarks (except as noted below):

`icpc -m32`

473.astar: `icpc -m64`

Peak Portability Flags

400.perlbench: `-DSPEC_CPU_LINUX_IA32`

401.bzip2: `-DSPEC_CPU_LP64`

403.gcc: `-DSPEC_CPU_LP64`

429.mcf: `-DSPEC_CPU_LP64`

456.hmmer: `-DSPEC_CPU_LP64`

458.sjeng: `-DSPEC_CPU_LP64`

462.libquantum: `-DSPEC_CPU_LP64 -DSPEC_CPU_LINUX`

473.astar: `-DSPEC_CPU_LP64`

483.xalancbmk: `-DSPEC_CPU_LINUX`

Peak Optimization Flags

C benchmarks:

400.perlbench: `-xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2) -opt-prefetch -ansi-alias`

401.bzip2: `-xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2) -O3(pass 2) -no-prec-div -prof-use(pass 2) -auto-ilp32 -opt-prefetch -ansi-alias`

403.gcc: `-xSSE4.2 -ipo -O3 -no-prec-div -inline-calloc -opt-malloc-options=3 -auto-ilp32`

429.mcf: `basepeak = yes`

445.gobmk: `-xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2) -ansi-alias`

456.hmmer: `-xSSE4.2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32 -ansi-alias`

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4640 v2, 2.20 GHz)

SPECint2006 = 41.0

SPECint_base2006 = 36.9

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jun-2014

Hardware Availability: Dec-2013

Software Availability: Sep-2013

Peak Optimization Flags (Continued)

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll4

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-ra-region-strategy=block -ansi-alias
-Wl,-z,muldefs -L/sh -lsmartheap

473.astar: basepeak = yes

483.xalancbmk: -xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -ansi-alias
-Wl,-z,muldefs -L/sh -lsmartheap

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revB.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revB.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Fri Jul 25 00:18:23 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 1 July 2014.