



SPEC® CINT2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M4 (Intel Xeon E5-2680 v4, 2.40 GHz)

SPECint®2006 = 68.0

SPECint_base2006 = 65.5

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Apr-2016

Hardware Availability: Apr-2016

Software Availability: Dec-2015



Hardware

CPU Name: Intel Xeon E5-2680 v4
 CPU Characteristics: Intel Turbo Boost Technology up to 3.30 GHz
 CPU MHz: 2400
 FPU: Integrated
 CPU(s) enabled: 28 cores, 2 chips, 14 cores/chip
 CPU(s) orderable: 1,2 chips
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 35 MB I+D on chip per chip
 Other Cache: None
 Memory: 256 GB (16 x 16 GB 2Rx4 PC4-2400T-R)
 Disk Subsystem: 1 x 400 GB SSD SAS
 Other Hardware: None

Software

Operating System: SUSE Linux Enterprise Server 12 SP1 (x86_64) 3.12.49-11-default
 Compiler: C/C++: Version 16.0.0.101 of Intel C++ Studio XE for Linux
 Auto Parallel: Yes
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 32/64-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V10.2



SPEC CINT2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M4 (Intel Xeon E5-2680 v4, 2.40 GHz)

SPECint2006 = 68.0

SPECint_base2006 = 65.5

CPU2006 license: 9019

Test date: Apr-2016

Test sponsor: Cisco Systems

Hardware Availability: Apr-2016

Tested by: Cisco Systems

Software Availability: Dec-2015

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	252	38.8	252	38.8	252	38.8	231	42.2	231	42.3	232	42.1
401.bzip2	410	23.5	409	23.6	410	23.5	402	24.0	403	24.0	402	24.0
403.gcc	221	36.5	221	36.5	221	36.4	221	36.5	221	36.5	220	36.5
429.mcf	146	62.4	146	62.3	148	61.8	146	62.7	145	62.8	148	61.7
445.gobmk	368	28.5	368	28.5	368	28.5	374	28.0	374	28.0	374	28.0
456.hmmer	115	81.1	115	81.2	115	81.2	115	81.1	115	81.2	115	81.2
458.sjeng	368	32.9	368	32.9	368	32.9	363	33.3	363	33.3	363	33.3
462.libquantum	2.82	7340	2.83	7310	2.83	7320	2.82	7340	2.83	7310	2.83	7320
464.h264ref	396	55.8	395	56.0	398	55.6	396	55.8	395	56.0	398	55.6
471.omnetpp	153	40.9	151	41.3	154	40.5	119	52.4	119	52.4	119	52.5
473.astar	205	34.2	206	34.1	207	33.9	205	34.2	205	34.2	204	34.4
483.xalancbmk	100	68.9	100	68.8	100	68.8	91.4	75.5	91.1	75.7	92.3	74.8

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The config file option 'submit' was used.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:

Intel Hyper-Threading Technology option set to Disabled
 CPU performance set to Enterprise
 Power Technology set to Energy Efficient
 Energy Performance BIAS setting set to Balanced Performance
 Memory RAS configuration set to Maximum Performance
 Memory Power Saving Mode set to Disabled
 QPI Snoop Mode set to Home Directory Snoop with OSB
 Sysinfo program /opt/CISCO_Benchmarks/cpu2006/config/sysinfo.rev6914
 \$Rev: 6914 \$ \$Date:: 2014-06-25 #\\$ e3fbb8667b5a285932ceab81e28219e1
 running on linux-nsg9 Mon Apr 11 19:12:53 2016

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo
 model name : Intel(R) Xeon(R) CPU E5-2680 v4@ 2.40GHz
 2 "physical id"s (chips)

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M4 (Intel Xeon E5-2680 v4, 2.40 GHz)

SPECint2006 = 68.0

SPECint_base2006 = 65.5

CPU2006 license: 9019

Test date: Apr-2016

Test sponsor: Cisco Systems

Hardware Availability: Apr-2016

Tested by: Cisco Systems

Software Availability: Dec-2015

Platform Notes (Continued)

```
28 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
cpu cores : 14
siblings : 14
physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
cache size : 35840 KB

From /proc/meminfo
MemTotal:      264368364 kB
HugePages_Total:      0
Hugepagesize:     2048 kB

/usr/bin/lsb_release -d
SUSE Linux Enterprise Server 12 SP1

From /etc/*release* /etc/*version*
SuSE-release:
    SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 1
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.
os-release:
    NAME="SLES"
VERSION="12-SP1"
VERSION_ID="12.1"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP1"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp1"

uname -a:
Linux linux-nsg9 3.12.49-11-default #1 SMP Wed Nov 11 20:52:43 UTC 2015
(8d714a0) x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Apr 11 04:39

SPEC is set to: /opt/CISCO_Benchmarks/cpu2006
Filesystem      Type  Size  Used  Avail Use% Mounted on
/dev/sdal      xfs   325G   16G  309G   5% /
Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program
reads system data which is "intended to allow hardware to be accurately
determined", but the intent may not be met, as there are frequent changes to
hardware, firmware, and the "DMTF SMBIOS" standard.
```

BIOS Cisco Systems, Inc. B200M4.3.1.1.110420151758 11/04/2015
Continued on next page



SPEC CINT2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M4 (Intel Xeon E5-2680 v4, 2.40 GHz)

SPECint2006 = 68.0

SPECint_base2006 = 65.5

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Apr-2016

Hardware Availability: Apr-2016

Software Availability: Dec-2015

Platform Notes (Continued)

Memory:

16x 0xCE00 M393A2G40EB1-CRC 16 GB 2 rank 2400 MHz
8x NO DIMM NO DIMM

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

KMP_AFFINITY = "granularity=fine,compact"

LD_LIBRARY_PATH = "/opt/CISCO_Benchmarks/cpu2006/libs/32:/opt/CISCO_Benchmarks/cpu2006/libs/64:/opt/CISCO_Benchmarks/cpu2006/sh"

OMP_NUM_THREADS = "28"

Binaries compiled on a system with 1x Intel Core i5-4670K CPU + 32GB memory using RedHat EL 7.1

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent_hugepage/enabled

Base Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks:

icpc -m64

Base Portability Flags

```
400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -DSPEC_CPU_LP64
429.mcf: -DSPEC_CPU_LP64
445.gobmk: -DSPEC_CPU_LP64
456.hmmr: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
464.h264ref: -DSPEC_CPU_LP64
471.omnetpp: -DSPEC_CPU_LP64
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
```

Base Optimization Flags

C benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -opt-prefetch -auto-p32

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M4 (Intel Xeon E5-2680 v4, 2.40 GHz)

SPECint2006 = 68.0

SPECint_base2006 = 65.5

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Apr-2016

Hardware Availability: Apr-2016

Software Availability: Dec-2015

Base Optimization Flags (Continued)

C++ benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch -auto-p32  
-Wl,-z,muldefs -L/sh -lsmartheap64
```

Base Other Flags

C benchmarks:

```
403.gcc: -Dalloca=_alloca
```

Peak Compiler Invocation

C benchmarks (except as noted below):

```
icc -m64
```

```
400.perlbench: icc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin
```

```
445.gobmk: icc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin
```

C++ benchmarks (except as noted below):

```
icpc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin
```

```
473.astar: icpc -m64
```

Peak Portability Flags

```
400.perlbench: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX_IA32
```

```
401.bzip2: -DSPEC_CPU_LP64
```

```
403.gcc: -DSPEC_CPU_LP64
```

```
429.mcf: -DSPEC_CPU_LP64
```

```
445.gobmk: -D_FILE_OFFSET_BITS=64
```

```
456.hmmr: -DSPEC_CPU_LP64
```

```
458.sjeng: -DSPEC_CPU_LP64
```

```
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
```

```
464.h264ref: -DSPEC_CPU_LP64
```

```
471.omnetpp: -D_FILE_OFFSET_BITS=64
```

```
473.astar: -DSPEC_CPU_LP64
```

```
483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
```



SPEC CINT2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M4 (Intel Xeon E5-2680 v4, 2.40 GHz)

SPECint2006 = 68.0

SPECint_base2006 = 65.5

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Apr-2016

Hardware Availability: Apr-2016

Software Availability: Dec-2015

Peak Optimization Flags

C benchmarks:

400.perlbench: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2) -opt-prefetch
-ansi-alias

401.bzip2: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div
-par-num-threads=1(pass 1) -prof-use(pass 2) -auto-ilp32
-opt-prefetch -ansi-alias

403.gcc: -xCORE-AVX2 -ipo -O3 -no-prec-div -inline-calloc
-opt-malloc-options=3 -auto-ilp32

429.mcf: -xCORE-AVX2 -ipo -O3 -no-prec-div -parallel
-opt-prefetch -auto-p32

445.gobmk: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-prof-use(pass 2) -par-num-threads=1(pass 1) -ansi-alias

456.hmmer: basepeak = yes

458.sjeng: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2) -unroll14

462.libquantum: basepeak = yes

464.h264ref: basepeak = yes

C++ benchmarks:

471.omnetpp: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2)
-opt-ra-region-strategy=block -ansi-alias
-Wl,-z,muldefs -L/sh -lsmartheap

473.astar: -xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
-auto-p32 -Wl,-z,muldefs -L/sh -lsmartheap64

483.xalancbmk: -xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
-ansi-alias -Wl,-z,muldefs -L/sh -lsmartheap



SPEC CINT2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M4 (Intel Xeon E5-2680 v4, 2.40 GHz)

SPECint2006 = 68.0

SPECint_base2006 = 65.5

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Apr-2016

Hardware Availability: Apr-2016

Software Availability: Dec-2015

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic16.0-official-linux64.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revD.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic16.0-official-linux64.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revD.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.

Report generated on Tue May 3 18:01:36 2016 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 3 May 2016.