



SPEC® CINT2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4830 v4 2.00 GHz)

SPECint_rate2006 = 2040

SPECint_rate_base2006 = 1950

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2016

Hardware Availability: Jul-2016

Software Availability: Dec-2015



Hardware

CPU Name:	Intel Xeon E7-4830 v4
CPU Characteristics:	Intel Turbo Boost Technology up to 2.80 GHz
CPU MHz:	2000
FPU:	Integrated
CPU(s) enabled:	56 cores, 4 chips, 14 cores/chip, 2 threads/core
CPU(s) orderable:	2,4 chips
Primary Cache:	32 KB I + 32 KB D on chip per core
Secondary Cache:	256 KB I+D on chip per core
L3 Cache:	35 MB I+D on chip per chip
Other Cache:	None
Memory:	512 GB (32 x 16 GB 2Rx4 PC4-2400T-R, running at 1333 MHz)
Disk Subsystem:	1 x 400 GB SAS SSD
Other Hardware:	None

Software

Operating System:	SUSE Linux Enterprise Server 12 SP1 (x86_64) 3.12.49-11-default
Compiler:	C/C++: Version 16.0.0.101 of Intel C++ Studio XE for Linux
Auto Parallel:	No
File System:	xfs
System State:	Run level 3 (multi-user)
Base Pointers:	32-bit
Peak Pointers:	32/64-bit
Other Software:	Microquill SmartHeap V10.2



SPEC CINT2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4830 v4 2.00 GHz)

SPECint_rate2006 = 2040

SPECint_rate_base2006 = 1950

CPU2006 license: 9019

Test date: Nov-2016

Test sponsor: Cisco Systems

Hardware Availability: Jul-2016

Tested by: Cisco Systems

Software Availability: Dec-2015

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	112	764	1430	767	1430	767	1430	112	618	1770	620	1760	620	1770
401.bzip2	112	1174	920	1168	925	1168	925	112	1139	949	1135	952	1134	953
403.gcc	112	627	1440	626	1440	626	1440	112	628	1440	624	1440	627	1440
429.mcf	112	401	2550	401	2550	402	2540	112	401	2550	401	2550	402	2540
445.gobmk	112	898	1310	897	1310	898	1310	112	884	1330	884	1330	884	1330
456.hammer	112	357	2930	357	2920	358	2920	112	306	3420	305	3420	305	3430
458.sjeng	112	1004	1350	1005	1350	1005	1350	112	948	1430	947	1430	948	1430
462.libquantum	112	117	19900	117	19900	117	19900	112	117	19900	117	19900	117	19900
464.h264ref	112	1018	2430	1025	2420	1019	2430	112	1007	2460	1006	2460	1000	2480
471.omnetpp	112	758	924	760	921	758	923	112	720	972	720	972	720	972
473.astar	112	700	1120	701	1120	699	1120	112	700	1120	701	1120	699	1120
483.xalancbmk	112	322	2400	322	2400	323	2390	112	322	2400	322	2400	323	2390

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:

CPU performance set to Enterprise

Power Technology set to Performance

Energy Performance BIAS setting set to Balanced Performance

Memory RAS configuration set to Maximum Performance

Memory Power Saving Mode set to Disabled

QPI Snoop Mode set to Cluster-on-Die

Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6914

\$Rev: 6914 \$ \$Date:: 2014-06-25 #\\$ e3fbb8667b5a285932ceab81e28219e1

running on linux-69f9 Thu Nov 3 23:34:34 2016

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) CPU E7-4830 v4 @ 2.00GHz

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4830 v4 2.00 GHz)

SPECint_rate2006 = 2040

SPECint_rate_base2006 = 1950

CPU2006 license: 9019

Test date: Nov-2016

Test sponsor: Cisco Systems

Hardware Availability: Jul-2016

Tested by: Cisco Systems

Software Availability: Dec-2015

Platform Notes (Continued)

```
4 "physical id"s (chips)
 112 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
  cpu cores : 14
  siblings : 28
  physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
  physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
  physical 2: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
  physical 3: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
cache size : 17920 KB
```

```
From /proc/meminfo
MemTotal:      529293376 kB
HugePages_Total:       0
Hugepagesize:     2048 kB
```

```
From /etc/*release* /etc/*version*
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 1
  # This file is deprecated and will be removed in a future service pack or
  release.
  # Please check /etc/os-release for details about this release.
os-release:
  NAME="SLES"
  VERSION="12-SP1"
  VERSION_ID="12.1"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP1"
  ID="sles"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:12:sp1"
```

```
uname -a:
Linux linux-69f9 3.12.49-11-default #1 SMP Wed Nov 11 20:52:43 UTC 2015
(8d714a0) x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Nov 3 23:33
```

```
SPEC is set to: /opt/cpu2006-1.2
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdal        xfs   372G  122G  251G  33% /
Additional information from dmidecode:
```

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C460M4.2.0.13b.0.080320162321 08/03/2016
Continued on next page



SPEC CINT2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4830 v4 2.00 GHz)

SPECint_rate2006 = 2040

SPECint_rate_base2006 = 1950

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2016

Hardware Availability: Jul-2016

Software Availability: Dec-2015

Platform Notes (Continued)

Memory:

32x 0xCE00 M393A2G40EB1-CRC 16 GB 2 rank 2400 MHz, configured at 1333 MHz
64x NO DIMM NO DIMM 2400 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh"

Binaries compiled on a system with 1x Intel Core i5-4670K CPU + 32GB memory using RedHat EL 7.1

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent_hugepage/enabled

Filesystem page cache cleared with:

echo 1> /proc/sys/vm/drop_caches

runspec command invoked through numactl i.e.:

numactl --interleave=all runspec <etc>

Base Compiler Invocation

C benchmarks:

icc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin

C++ benchmarks:

icpc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin

Base Portability Flags

400.perlbench: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX_IA32
401.bzip2: -D_FILE_OFFSET_BITS=64
403.gcc: -D_FILE_OFFSET_BITS=64
429.mcf: -D_FILE_OFFSET_BITS=64
445.gobmk: -D_FILE_OFFSET_BITS=64
456.hmmr: -D_FILE_OFFSET_BITS=64
458sjeng: -D_FILE_OFFSET_BITS=64
462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
464.h264ref: -D_FILE_OFFSET_BITS=64
471.omnetpp: -D_FILE_OFFSET_BITS=64
473.astar: -D_FILE_OFFSET_BITS=64
483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX



SPEC CINT2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4830 v4 2.00 GHz)

SPECint_rate2006 = 2040

SPECint_rate_base2006 = 1950

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2016

Hardware Availability: Jul-2016

Software Availability: Dec-2015

Base Optimization Flags

C benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch  
-opt-mem-layout-trans=3
```

C++ benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch  
-opt-mem-layout-trans=3 -Wl,-z,muldefs -L/sh -lsmartheap
```

Base Other Flags

C benchmarks:

```
403.gcc: -Dalloca=_alloca
```

Peak Compiler Invocation

C benchmarks (except as noted below):

```
icc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin
```

```
400.perlbench: icc -m64
```

```
401.bzip2: icc -m64
```

```
456.hmmer: icc -m64
```

```
458.sjeng: icc -m64
```

C++ benchmarks:

```
icpc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin
```

Peak Portability Flags

```
400.perlbench: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
```

```
401.bzip2: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LP64
```

```
403.gcc: -D_FILE_OFFSET_BITS=64
```

```
429.mcf: -D_FILE_OFFSET_BITS=64
```

```
445.gobmk: -D_FILE_OFFSET_BITS=64
```

```
456.hmmer: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LP64
```

```
458.sjeng: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LP64
```

```
462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
```

```
464.h264ref: -D_FILE_OFFSET_BITS=64
```

```
471.omnetpp: -D_FILE_OFFSET_BITS=64
```

```
473.astar: -D_FILE_OFFSET_BITS=64
```

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4830 v4 2.00 GHz)

SPECint_rate2006 = 2040

SPECint_rate_base2006 = 1950

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2016

Hardware Availability: Jul-2016

Software Availability: Dec-2015

Peak Portability Flags (Continued)

483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2) -auto-ilp32

401.bzip2: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2) -opt-prefetch
-auto-ilp32 -ansi-alias

403.gcc: -xCORE-AVX2 -ipo -O3 -no-prec-div

429.mcf: basepeak = yes

445.gobmk: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-prof-use(pass 2) -par-num-threads=1(pass 1) -ansi-alias
-opt-mem-layout-trans=3

456.hmmer: -xCORE-AVX2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32

458.sjeng: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2) -unroll4
-auto-ilp32

462.libquantum: basepeak = yes

464.h264ref: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2) -unroll2
-ansi-alias

C++ benchmarks:

471.omnetpp: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2) -ansi-alias
-opt-ra-region-strategy=block -Wl,-z,muldefs
-L/sh -lsmartheap

473.astar: basepeak = yes

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C460 M4 (Intel Xeon E7-4830 v4 2.00 GHz)

SPECint_rate2006 = 2040

SPECint_rate_base2006 = 1950

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2016

Hardware Availability: Jul-2016

Software Availability: Dec-2015

Peak Optimization Flags (Continued)

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=__alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic16.0-official-linux64.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revE.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic16.0-official-linux64.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revE.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.

Report generated on Tue Nov 29 19:08:36 2016 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 29 November 2016.