



SPEC® CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4655 v4, 2.50 GHz)

SPECint®2006 = 65.0

SPECint_base2006 = 62.1

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jan-2017

Hardware Availability: Jun-2016

Software Availability: Sep-2016



Hardware

CPU Name: Intel Xeon E5-4655 v4
 CPU Characteristics: Intel Turbo Boost Technology up to 3.20 GHz
 CPU MHz: 2500
 FPU: Integrated
 CPU(s) enabled: 32 cores, 4 chips, 8 cores/chip
 CPU(s) orderable: 2,4 chips
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 30 MB I+D on chip per chip
 Other Cache: None
 Memory: 1 TB (32 x 32 GB 2Rx4 PC4-2400T-R)
 Disk Subsystem: 1 x 300 GB SAS, 15K RPM
 Other Hardware: None

Software

Operating System: SUSE Linux Enterprise Server 12 SP1 (x86_64) 3.12.49-11-default
 Compiler: C/C++; Version 16.0.0.101 of Intel C++ Studio XE for Linux
 Auto Parallel: Yes
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 32/64-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V10.2



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4655 v4, 2.50 GHz)

SPECint2006 = **65.0**

SPECint_base2006 = **62.1**

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Jan-2017
Hardware Availability: Jun-2016
Software Availability: Sep-2016

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	259	37.7	260	37.6	260	37.5	238	41.0	238	41.0	239	41.0
401.bzip2	416	23.2	416	23.2	416	23.2	413	23.4	413	23.4	413	23.4
403.gcc	231	34.9	233	34.6	233	34.5	233	34.5	235	34.2	235	34.2
429.mcf	153	59.5	153	59.7	154	59.2	152	60.1	156	58.4	155	59.0
445.gobmk	380	27.6	379	27.7	379	27.7	384	27.3	384	27.3	384	27.3
456.hammer	118	78.8	119	78.7	119	78.6	118	78.8	119	78.7	119	78.6
458.sjeng	385	31.5	385	31.4	385	31.4	380	31.8	381	31.8	380	31.8
462.libquantum	3.35	6180	3.33	6220	3.34	6210	3.35	6180	3.33	6220	3.34	6210
464.h264ref	419	52.8	420	52.7	418	52.9	419	52.8	420	52.7	418	52.9
471.omnetpp	177	35.2	180	34.8	186	33.6	125	50.1	124	50.3	125	50.0
473.astar	206	34.0	206	34.1	206	34.1	207	33.9	207	33.8	207	33.8
483.xalancbmk	99.9	69.0	100	69.0	101	68.5	88.4	78.1	89.2	77.3	88.5	78.0

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The config file option 'submit' was used.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:

```

Intel Hyper-Threading Technology option set to Disabled
CPU performance set to Enterprise
Power Technology set to Energy Efficient
Energy Performance set to Balanced Performance
Memory RAS configuration set to Maximum Performance
Memory Power Saving Mode set to Disabled
QPI Snoop Mode set to Home Directory Snoop with OSB
Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6914
$Rev: 6914 $ $Date:: 2014-06-25 #$ e3fbb8667b5a285932ceab81e28219e1
running on linux-84bk Thu Jan 26 01:11:12 2017

```

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see: <http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

```

From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E5-4655 v4 @ 2.50GHz
4 "physical id"s (chips)

```

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4655 v4, 2.50 GHz)

SPECint2006 = 65.0

SPECint_base2006 = 62.1

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jan-2017

Hardware Availability: Jun-2016

Software Availability: Sep-2016

Platform Notes (Continued)

32 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 8
siblings  : 8
physical 0: cores 0 1 3 5 8 10 12 13
physical 1: cores 0 1 3 5 8 10 12 13
physical 2: cores 0 1 3 5 8 10 12 13
physical 3: cores 0 1 3 5 8 10 12 13
cache size : 30720 KB
```

From /proc/meminfo

```
MemTotal:      1058478184 kB
HugePages_Total:      0
Hugepagesize:    2048 kB
```

/usr/bin/lsb_release -d

```
SUSE Linux Enterprise Server 12 SP1
```

From /etc/*release* /etc/*version*

SuSE-release:

```
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 1
```

This file is deprecated and will be removed in a future service pack or release.

Please check /etc/os-release for details about this release.

os-release:

```
NAME="SLES"
VERSION="12-SP1"
VERSION_ID="12.1"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP1"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp1"
```

uname -a:

```
Linux linux-84bk 3.12.49-11-default #1 SMP Wed Nov 11 20:52:43 UTC 2015
(8d714a0) x86_64 x86_64 x86_64 GNU/Linux
```

run-level 3 Jan 25 10:21

SPEC is set to: /home/cpu2006-1.2

```
Filesystem      Type      Size  Used Avail Use% Mounted on
/dev/sda7        xfs       236G  14G  223G   6% /home
```

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4655 v4, 2.50 GHz)

SPECint2006 = 65.0

SPECint_base2006 = 62.1

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jan-2017

Hardware Availability: Jun-2016

Software Availability: Sep-2016

Platform Notes (Continued)

BIOS Cisco Systems, Inc. B420M4.3.1.2d.0.081120161622 08/11/2016

Memory:

32x 0xCE00 M393A4K40BB1-CRC 32 GB 2 rank 2400 MHz

16x NO DIMM NO DIMM

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

KMP_AFFINITY = "granularity=fine,compact"

LD_LIBRARY_PATH = "/home/cpu2006-1.2/libs/32:/home/cpu2006-1.2/libs/64:/home/cpu2006-1.2/sh"

OMP_NUM_THREADS = "32"

Binaries compiled on a system with 1x Intel Core i5-4670K CPU + 32GB memory using RedHat EL 7.1

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent_hugepage/enabled

Base Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks:

icpc -m64

Base Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64

401.bzip2: -DSPEC_CPU_LP64

403.gcc: -DSPEC_CPU_LP64

429.mcf: -DSPEC_CPU_LP64

445.gobmk: -DSPEC_CPU_LP64

456.hmmer: -DSPEC_CPU_LP64

458.sjeng: -DSPEC_CPU_LP64

462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

464.h264ref: -DSPEC_CPU_LP64

471.omnetpp: -DSPEC_CPU_LP64

473.astar: -DSPEC_CPU_LP64

483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4655 v4, 2.50 GHz)

SPECint2006 = 65.0

SPECint_base2006 = 62.1

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Jan-2017
Hardware Availability: Jun-2016
Software Availability: Sep-2016

Base Optimization Flags

C benchmarks:

`-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -opt-prefetch -auto-p32`

C++ benchmarks:

`-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch -auto-p32
-Wl,-z,muldefs -L/sh -lsmartheap64`

Base Other Flags

C benchmarks:

`403.gcc: -Dalloca=_alloca`

Peak Compiler Invocation

C benchmarks (except as noted below):

`icc -m64`

`400.perlbench: icc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin`

`445.gobmk: icc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin`

C++ benchmarks (except as noted below):

`icpc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin`

`473.astar: icpc -m64`

Peak Portability Flags

`400.perlbench: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX_IA32`

`401.bzip2: -DSPEC_CPU_LP64`

`403.gcc: -DSPEC_CPU_LP64`

`429.mcf: -DSPEC_CPU_LP64`

`445.gobmk: -D_FILE_OFFSET_BITS=64`

`456.hmmer: -DSPEC_CPU_LP64`

`458.sjeng: -DSPEC_CPU_LP64`

`462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX`

`464.h264ref: -DSPEC_CPU_LP64`

`471.omnetpp: -D_FILE_OFFSET_BITS=64`

`473.astar: -DSPEC_CPU_LP64`

`483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX`



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4655 v4, 2.50 GHz)

SPECint2006 = 65.0

SPECint_base2006 = 62.1

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jan-2017

Hardware Availability: Jun-2016

Software Availability: Sep-2016

Peak Optimization Flags

C benchmarks:

400.perlbench: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2) -opt-prefetch
-ansi-alias

401.bzip2: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div
-par-num-threads=1(pass 1) -prof-use(pass 2) -auto-ilp32
-opt-prefetch -ansi-alias

403.gcc: -xCORE-AVX2 -ipo -O3 -no-prec-div -inline-calloc
-opt-malloc-options=3 -auto-ilp32

429.mcf: -xCORE-AVX2 -ipo -O3 -no-prec-div -parallel
-opt-prefetch -auto-p32

445.gobmk: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-prof-use(pass 2) -par-num-threads=1(pass 1) -ansi-alias

456.hmmer: basepeak = yes

458.sjeng: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2) -unroll4

462.libquantum: basepeak = yes

464.h264ref: basepeak = yes

C++ benchmarks:

471.omnetpp: -xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)
-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)
-par-num-threads=1(pass 1) -prof-use(pass 2)
-opt-ra-region-strategy=block -ansi-alias
-Wl,-z,muldefs -L/sh -lsmartheap

473.astar: -xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
-auto-p32 -Wl,-z,muldefs -L/sh -lsmartheap64

483.xalancbmk: -xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
-ansi-alias -Wl,-z,muldefs -L/sh -lsmartheap



SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M4 (Intel Xeon E5-4655 v4, 2.50 GHz)

SPECint2006 = 65.0

SPECint_base2006 = 62.1

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jan-2017

Hardware Availability: Jun-2016

Software Availability: Sep-2016

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic16.0-official-linux64.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revE.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic16.0-official-linux64.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revE.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.

Report generated on Tue Mar 7 16:15:01 2017 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 7 March 2017.