



SPEC® CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6132, 2.60GHz)

SPECfp®_rate2006 = 1250

SPECfp_rate_base2006 = 1230

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017



Hardware

CPU Name: Intel Xeon Gold 6132
 CPU Characteristics: Intel Turbo Boost Technology up to 3.70 GHz
 CPU MHz: 2600
 FPU: Integrated
 CPU(s) enabled: 28 cores, 2 chips, 14 cores/chip, 2 threads/core
 CPU(s) orderable: 1,2 chips
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 1 MB I+D on chip per core

Continued on next page

Software

Operating System: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
 Compiler: C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux;
 Fortran: Version 18.0.0.128 of Intel Fortran Compiler for Linux
 Auto Parallel: Yes
 File System: xfs
 System State: Run level 3 (multi-user)

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6132, 2.60GHz)

SPECfp_rate2006 = 1250

SPECfp_rate_base2006 = 1230

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

L3 Cache: 19.25 MB I+D on chip per chip
Other Cache: None
Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)
Disk Subsystem: 1 x 1 TB SAS HDD, 7.2K RPM
Other Hardware: None

Base Pointers: 32/64-bit
Peak Pointers: 32/64-bit
Other Software: None

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
410.bwaves	56	750	1010	<u>751</u>	<u>1010</u>	752	1010	56	752	1010	<u>751</u>	<u>1010</u>	746	1020
416.gamess	56	889	1230	<u>889</u>	<u>1230</u>	889	1230	56	841	1300	837	1310	<u>840</u>	<u>1310</u>
433.milc	56	517	994	<u>516</u>	<u>996</u>	516	997	56	517	994	<u>516</u>	<u>996</u>	516	997
434.zeusmp	56	335	1520	337	1510	<u>336</u>	<u>1520</u>	56	335	1520	337	1510	<u>336</u>	<u>1520</u>
435.gromacs	56	256	1560	254	1580	<u>254</u>	<u>1570</u>	56	249	1600	<u>248</u>	<u>1610</u>	248	1610
436.cactusADM	56	<u>399</u>	<u>1680</u>	400	1670	399	1680	56	<u>399</u>	<u>1680</u>	400	1670	399	1680
437.leslie3d	56	<u>716</u>	<u>735</u>	716	736	716	735	56	<u>717</u>	<u>734</u>	739	712	716	736
444.namd	56	425	1060	426	1050	<u>426</u>	<u>1050</u>	56	421	1070	418	1070	<u>418</u>	<u>1070</u>
447.dealII	56	325	1970	329	1950	<u>326</u>	<u>1970</u>	56	325	1970	329	1950	<u>326</u>	<u>1970</u>
450.soplex	56	637	734	<u>635</u>	<u>735</u>	634	737	56	590	791	<u>589</u>	<u>793</u>	588	794
453.povray	56	167	1780	<u>168</u>	<u>1780</u>	168	1770	56	<u>143</u>	<u>2090</u>	143	2090	143	2090
454.calculix	56	234	1980	<u>234</u>	<u>1980</u>	235	1970	56	234	1980	<u>234</u>	<u>1980</u>	235	1970
459.GemsFDTD	56	875	679	876	678	<u>875</u>	<u>679</u>	56	875	679	<u>875</u>	<u>679</u>	875	679
465.tonto	56	424	1300	<u>423</u>	<u>1300</u>	421	1310	56	399	1380	400	1380	<u>399</u>	<u>1380</u>
470.lbm	56	577	1330	578	1330	<u>578</u>	<u>1330</u>	56	577	1330	578	1330	<u>578</u>	<u>1330</u>
481.wrf	56	516	1210	517	1210	<u>516</u>	<u>1210</u>	56	516	1210	517	1210	<u>516</u>	<u>1210</u>
482.sphinx3	56	<u>958</u>	<u>1140</u>	957	1140	960	1140	56	<u>958</u>	<u>1140</u>	957	1140	960	1140

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6132, 2.60GHz)

SPECfp_rate2006 = 1250

SPECfp_rate_base2006 = 1230

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Platform Notes (Continued)

Power Performance Tuning set to OS

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6993

Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)

running on linux-uezu Sun Oct 22 12:35:29 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see: <http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 6132 CPU @ 2.60GHz

2 "physical id"s (chips)

56 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 14

siblings : 28

physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14

physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14

cache size : 19712 KB

From /proc/meminfo

MemTotal: 394831784 kB

HugePages_Total: 0

Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*

SuSE-release:

SUSE Linux Enterprise Server 12 (x86_64)

VERSION = 12

PATCHLEVEL = 2

This file is deprecated and will be removed in a future service pack or release.

Please check /etc/os-release for details about this release.

os-release:

NAME="SLES"

VERSION="12-SP2"

VERSION_ID="12.2"

PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"

ID="sles"

ANSI_COLOR="0;32"

CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:

Linux linux-uezu 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67) x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Jan 1 04:04

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6132, 2.60GHz)

SPECfp_rate2006 = 1250

SPECfp_rate_base2006 = 1230

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Oct-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Platform Notes (Continued)

SPEC is set to: /opt/cpu2006-1.2
Filesystem Type Size Used Avail Use% Mounted on
/dev/sdal xfs 894G 123G 772G 14% /
Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017
Memory:
24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

LD_LIBRARY_PATH = */opt/intel/compilers_and_libraries_2018.0.128/linux/compiler/lib/ia32:/opt/intel/compilers_and_libraries_2018.0.128/linux/compiler/lib/intel64:/opt/cpu2006-1.2/sh10.2*

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.2
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/transparent_hugepage/enabled
Filesystem page cache cleared with:
shell invocation of 'sync; echo 3 > /proc/sys/vm/drop_caches' prior to run
runspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>

Base Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
icc -m64 ifort -m64



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6132, 2.60GHz)

SPECfp_rate2006 = 1250

SPECfp_rate_base2006 = 1230

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Base Portability Flags

```

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

```

Base Optimization Flags

C benchmarks:

```

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

```

C++ benchmarks:

```

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

```

Fortran benchmarks:

```

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

```

Benchmarks using both Fortran and C:

```

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

```

Peak Compiler Invocation

C benchmarks:

```
icc -m64
```

C++ benchmarks (except as noted below):

```
icpc -m64
```

```
450.soplex: icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6132, 2.60GHz)

SPECfp_rate2006 = 1250

SPECfp_rate_base2006 = 1230

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Peak Compiler Invocation (Continued)

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

Peak Portability Flags

410.bwaves: -DSPEC_CPU_LP64
 416.gamess: -DSPEC_CPU_LP64
 433.milc: -DSPEC_CPU_LP64
 434.zeusmp: -DSPEC_CPU_LP64
 435.gromacs: -DSPEC_CPU_LP64 -nofor_main
 436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
 437.leslie3d: -DSPEC_CPU_LP64
 444.namd: -DSPEC_CPU_LP64
 447.dealII: -DSPEC_CPU_LP64
 450.soplex: -D_FILE_OFFSET_BITS=64
 453.povray: -DSPEC_CPU_LP64
 454.calculix: -DSPEC_CPU_LP64 -nofor_main
 459.GemsFDTD: -DSPEC_CPU_LP64
 465.tonto: -DSPEC_CPU_LP64
 470.lbm: -DSPEC_CPU_LP64
 481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
 482.sphinx3: -DSPEC_CPU_LP64

Peak Optimization Flags

C benchmarks:

433.milc: basepeak = yes

470.lbm: basepeak = yes

482.sphinx3: basepeak = yes

C++ benchmarks:

444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
 -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
 -no-prec-div(pass 2) -fno-alias -auto-ilp32
 -qopt-mem-layout-trans=3

447.dealII: basepeak = yes

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6132, 2.60GHz)

SPECfp_rate2006 = 1250

SPECfp_rate_base2006 = 1230

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Peak Optimization Flags (Continued)

450.soplex: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -qopt-malloc-options=3
-qopt-mem-layout-trans=3

453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -qopt-mem-layout-trans=3

Fortran benchmarks:

410.bwaves: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes

437.leslie3d: Same as 410.bwaves

459.GemsFDTD: Same as 410.bwaves

465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -auto -inline-calloc
-qopt-malloc-options=3

Benchmarks using both Fortran and C:

435.gromacs: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -qopt-prefetch -auto-ilp32
-qopt-mem-layout-trans=3

436.cactusADM: basepeak = yes

454.calculix: basepeak = yes

481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6132, 2.60GHz)

SPECfp_rate2006 = 1250

SPECfp_rate_base2006 = 1230

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Wed Nov 15 10:59:41 2017 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 14 November 2017.