



SPEC® CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6142, 2.60 GHz)

SPECint®_rate2006 = 1850

SPECint_rate_base2006 = 1760

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2016

Hardware Availability: Aug-2017

Software Availability: Apr-2017



Hardware

CPU Name: Intel Xeon Gold 6142
 CPU Characteristics: Intel Turbo Boost Technology up to 3.70 GHz
 CPU MHz: 2600
 FPU: Integrated
 CPU(s) enabled: 32 cores, 2 chips, 16 cores/chip, 2 threads/core
 CPU(s) orderable: 1,2 chips
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 1 MB I+D on chip per core
 L3 Cache: 22 MB I+D on chip per chip
 Other Cache: None
 Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)
 Disk Subsystem: 1 x 600 GB SAS HDD, 10K RPM
 Other Hardware: None

Software

Operating System: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
 Compiler: C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux;
 Fortran: Version 18.0.0.128 of Intel Fortran
 Auto Parallel: Yes
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 32-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V10.2



SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6142, 2.60 GHz)

SPECint_rate2006 = 1850

SPECint_rate_base2006 = 1760

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Nov-2016
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	64	482	1300	484	1290	484	1290	64	404	1550	404	1550	406	1540
401.bzip2	64	809	764	814	759	818	755	64	770	802	777	795	778	794
403.gcc	64	433	1190	431	1200	432	1190	64	424	1210	421	1220	422	1220
429.mcf	64	260	2240	258	2260	258	2260	64	260	2240	258	2260	258	2260
445.gobmk	64	596	1130	592	1130	597	1120	64	597	1120	597	1120	598	1120
456.hammer	64	244	2440	244	2450	244	2450	64	211	2830	212	2820	212	2820
458.sjeng	64	648	1190	648	1190	649	1190	64	613	1260	610	1270	613	1260
462.libquantum	64	40.5	32700	40.5	32700	40.5	32700	64	40.5	32700	40.5	32700	40.5	32700
464.h264ref	64	713	1990	713	1990	708	2000	64	666	2130	670	2110	683	2070
471.omnetpp	64	462	865	465	860	462	867	64	427	936	426	938	426	938
473.astar	64	467	962	468	959	467	963	64	467	962	468	959	467	963
483.xalancbmk	64	234	1890	235	1880	234	1880	64	234	1890	235	1880	234	1880

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise
Power Performance Tuning set to OS
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)
running on linux-qc7k Thu Nov 3 13:04:10 2016

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
Continued on next page



SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6142, 2.60 GHz)

SPECint_rate2006 = 1850

SPECint_rate_base2006 = 1760

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Nov-2016
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Platform Notes (Continued)

```
2 "physical id"s (chips)
64 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
cpu cores : 16
siblings : 32
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
cache size : 22528 KB
```

```
From /proc/meminfo
MemTotal:          394831732 kB
HugePages_Total:   0
Hugepagesize:      2048 kB
```

```
From /etc/*release* /etc/*version*
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

```
uname -a:
Linux linux-qc7k 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
(9464f67) x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Nov 1 08:41
```

```
SPEC is set to: /home/cpu2006-1.2
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdal       xfs   224G   26G  198G  12% /
```

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017

Memory:
24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz
Continued on next page



SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6142, 2.60 GHz)

SPECint_rate2006 = 1850

SPECint_rate_base2006 = 1760

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Nov-2016
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Platform Notes (Continued)

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/opt/intel/lib/ia32:/opt/intel/lib/intel64:/home/cpu2006-1.2/sh10.2"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.2
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/transparent_hugepage/enabled
Filesystem page cache cleared with:
shell invocation of 'sync; echo 3 > /proc/sys/vm/drop_caches' prior to run
runspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>

Base Compiler Invocation

C benchmarks:
icc -m32 -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32
C++ benchmarks:
icpc -m32 -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32

Base Portability Flags

400.perlbench: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX_IA32
401.bzip2: -D_FILE_OFFSET_BITS=64
403.gcc: -D_FILE_OFFSET_BITS=64
429.mcf: -D_FILE_OFFSET_BITS=64
445.gobmk: -D_FILE_OFFSET_BITS=64
456.hmmer: -D_FILE_OFFSET_BITS=64
458.sjeng: -D_FILE_OFFSET_BITS=64
462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
464.h264ref: -D_FILE_OFFSET_BITS=64
471.omnetpp: -D_FILE_OFFSET_BITS=64
473.astar: -D_FILE_OFFSET_BITS=64
483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:
-xHOST -ipo -O3 -no-prec-div -qopt-prefetch -qopt-mem-layout-trans=3

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6142, 2.60 GHz)

SPECint_rate2006 = 1850

SPECint_rate_base2006 = 1760

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2016

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Base Optimization Flags (Continued)

C++ benchmarks:

-xHOST -ipo -O3 -no-prec-div -qopt-prefetch -qopt-mem-layout-trans=3
-Wl,-z,muldefs -L/home/cpu2006-1.2/sh10.2 -lsmartheap

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m32 -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32

400.perlbench: icc -m64

401.bzip2: icc -m64

456.hmmer: icc -m64

458.sjeng: icc -m64

C++ benchmarks:

icpc -m32 -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64

401.bzip2: -DSPEC_CPU_LP64

403.gcc: -D_FILE_OFFSET_BITS=64

429.mcf: -D_FILE_OFFSET_BITS=64

445.gobmk: -D_FILE_OFFSET_BITS=64

456.hmmer: -DSPEC_CPU_LP64

458.sjeng: -DSPEC_CPU_LP64

462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX

464.h264ref: -D_FILE_OFFSET_BITS=64

471.omnetpp: -D_FILE_OFFSET_BITS=64

473.astar: -D_FILE_OFFSET_BITS=64

483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX



SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6142, 2.60 GHz)

SPECint_rate2006 = 1850

SPECint_rate_base2006 = 1760

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2016

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Peak Optimization Flags

C benchmarks:

400.perlbench: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -auto-ilp32 -qopt-mem-layout-trans=3

401.bzip2: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -qopt-prefetch -auto-ilp32
-qopt-mem-layout-trans=3

403.gcc: -xHOST -ipo -O3 -no-prec-div -qopt-mem-layout-trans=3

429.mcf: basepeak = yes

445.gobmk: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -qopt-mem-layout-trans=3

456.hmmr: -xHOST -ipo -O3 -no-prec-div -unroll2 -auto-ilp32
-qopt-mem-layout-trans=3

458.sjeng: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -auto-ilp32
-qopt-mem-layout-trans=3

462.libquantum: basepeak = yes

464.h264ref: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll2 -qopt-mem-layout-trans=3

C++ benchmarks:

471.omnetpp: -prof-gen(pass 1) -prof-use(pass 2) -xHOST(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2)
-qopt-ra-region-strategy=block
-qopt-mem-layout-trans=3 -Wl,-z,muldefs
-L/home/cpu2006-1.2/sh10.2 -lsmartheap

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes



SPEC CINT2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6142, 2.60 GHz)

SPECint_rate2006 = 1850

SPECint_rate_base2006 = 1760

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2016

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Fri Apr 20 19:21:07 2018 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 26 December 2017.