SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8180, 2.50GHz)

$SPECrate^{®}2017\_int\_base =$ **573**

$SPECrate^{®}2017\_int\_peak =$ Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2017
Hardware Availability: Oct-2017
Software Availability: Sep-2017

Benchmark	Copies	Result
500.perlbench_r	224	462
502.gcc_r	224	469
505.mcf_r	224	654
520.omnetpp_r	224	326
523.xalancbmk_r	224	487
525.x264_r	224	1270
531.deepsjeng_r	224	524
541.leela_r	224	513
548.exchange2_r	224	1200
557.xz_r	224	415

——— SPECrate®2017_int_base (573)

Hardware

CPU Name: Intel Xeon Platinum 8180
 Max MHz: 3800
 Nominal: 2500
Enabled: 112 cores, 4 chips, 2 threads/core
Orderable: 2,4 Chips
Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 38.5 MB I+D on chip per chip
 Other: None
Memory: 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)
Storage: 1 x 2 TB SAS HDD, 10K RPM
Other: None

Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
Compiler: C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux; Fortran: Version 18.0.0.128 of Intel Fortran Compiler for Linux
Parallel: No
Firmware: Version 3.1.0 released Jun-2017
File System: btrfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: Not Applicable
Other: jemalloc: jemalloc memory allocator library V5.0.1; jemalloc: configured and built at default for 32bit (i686) and 64bit (x86_64) targets
Power Management: --

Standard Performance Evaluation Corporation (info@spec.org)

https://www.spec.org/

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate®2017_int_base =   573

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2017
Hardware Availability: Oct-2017
Software Availability: Sep-2017

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	224	769	464	**773**	**462**	774	461							
502.gcc_r	224	681	466	667	476	**676**	**469**							
505.mcf_r	224	540	670	**553**	**654**	558	649							
520.omnetpp_r	224	876	336	**902**	**326**	905	325							
523.xalancbmk_r	224	480	493	**485**	**487**	486	486							
525.x264_r	224	308	1270	309	1270	**309**	**1270**							
531.deepsjeng_r	224	481	534	**490**	**524**	493	521							
541.leela_r	224	719	516	**723**	**513**	730	508							
548.exchange2_r	224	**490**	**1200**	490	1200	491	1200							
557.xz_r	224	**583**	**415**	582	415	584	414							
SPECrate®2017_int_base =		**573**												
SPECrate®2017_int_peak =		**Not Run**												

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:

LD_LIBRARY_PATH = "/opt/cpu2017/lib/ia32:/opt/cpu2017/lib/intel64:/opt/cpu2017/je5.0.1-32:/opt/cpu2017/je5.0.1-64"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>   /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.4, and the system compiler gcc 4.8.5
sources available from jemalloc.net or https://github.com/jemalloc/jemalloc/releases

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate®2017_int_base =   573

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2017
Hardware Availability: Oct-2017
Software Availability: Sep-2017

Platform Notes

```
BIOS Settings:
Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise
Power Performance Tuning set to OS
SNC set to Disabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
 Sysinfo program /opt/cpu2017/bin/sysinfo
 Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
 running on linux-qew3 Sun Oct 15 06:01:47 2017

 SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
    https://www.spec.org/cpu2017/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Platinum 8180 CPU @ 2.50GHz
       4  "physical id"s (chips)
       224 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following
    excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
       cpu cores : 28
       siblings  : 56
       physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27
       28 29 30
       physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27
       28 29 30
       physical 2: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27
       28 29 30
       physical 3: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27
        28 29 30

 From lscpu:
      Architecture:          x86_64
      CPU op-mode(s):        32-bit, 64-bit
      Byte Order:            Little Endian
      CPU(s):                224
      On-line CPU(s) list:   0-223
      Thread(s) per core:    2
      Core(s) per socket:    28
      Socket(s):             4
      NUMA node(s):          8
      Vendor ID:             GenuineIntel
      CPU family:            6
      Model:                 85
      Model name:            Intel(R) Xeon(R) Platinum 8180 CPU @ 2.50GHz
      Stepping:              4
```

(Continued on next page)

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate®2017_int_base =   573

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2017
Hardware Availability: Oct-2017
Software Availability: Sep-2017

Platform Notes (Continued)

```
       CPU MHz:               1011.380
       CPU max MHz:           3800.0000
       CPU min MHz:           1000.0000
       BogoMIPS:              5000.20
       Virtualization:        VT-x
       L1d cache:             32K
       L1i cache:             32K
       L2 cache:              1024K
       L3 cache:              39424K
       NUMA node0 CPU(s):     0-3,7-9,14-17,21-23,112-115,119-121,126-129,133-135
       NUMA node1 CPU(s):     4-6,10-13,18-20,24-27,116-118,122-125,130-132,136-139
       NUMA node2 CPU(s):     28-31,35-37,42-45,49-51,140-143,147-149,154-157,161-163
       NUMA node3 CPU(s):     32-34,38-41,46-48,52-55,144-146,150-153,158-160,164-167
       NUMA node4 CPU(s):     56-59,63-65,70-73,77-79,168-171,175-177,182-185,189-191
       NUMA node5 CPU(s):     60-62,66-69,74-76,80-83,172-174,178-181,186-188,192-195
       NUMA node6 CPU(s):     84-87,91-93,98-101,105-107,196-199,203-205,210-213,217-219
       NUMA node7 CPU(s):     88-90,94-97,102-104,108-111,200-202,206-209,214-216,220-223
       Flags:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
     pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
     lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
     aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
     fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
     xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb pln pts dtherm hwp
     hwp_act_window hwp_epp hwp_pkg_req intel_pt tpr_shadow vnmi flexpriority ept vpid
     fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f
     avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec
     xgetbv1 cqm_llc cqm_occup_llc

  /proc/cpuinfo cache data
     cache size : 39424 KB

  From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
  physical chip.
    available: 8 nodes (0-7)
    node 0 cpus: 0 1 2 3 7 8 9 14 15 16 17 21 22 23 112 113 114 115 119 120 121 126 127 128
    129 133 134 135
    node 0 size: 95325 MB
    node 0 free: 94224 MB
    node 1 cpus: 4 5 6 10 11 12 13 18 19 20 24 25 26 27 116 117 118 122 123 124 125 130 131
    132 136 137 138 139
    node 1 size: 96760 MB
    node 1 free: 95702 MB
    node 2 cpus: 28 29 30 31 35 36 37 42 43 44 45 49 50 51 140 141 142 143 147 148 149 154
    155 156 157 161 162 163
    node 2 size: 96760 MB
    node 2 free: 95770 MB
    node 3 cpus: 32 33 34 38 39 40 41 46 47 48 52 53 54 55 144 145 146 150 151 152 153 158
```

(Continued on next page)

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate®2017_int_base =   573

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2017
Hardware Availability: Oct-2017
Software Availability: Sep-2017

Platform Notes (Continued)

```
159 160 164 165 166 167
node 3 size: 96760 MB
node 3 free: 95768 MB
node 4 cpus: 56 57 58 59 63 64 65 70 71 72 73 77 78 79 168 169 170 171 175 176 177 182
183 184 185 189 190 191
node 4 size: 96760 MB
node 4 free: 95761 MB
node 5 cpus: 60 61 62 66 67 68 69 74 75 76 80 81 82 83 172 173 174 178 179 180 181 186
187 188 192 193 194 195
node 5 size: 96760 MB
node 5 free: 95355 MB
node 6 cpus: 84 85 86 87 91 92 93 98 99 100 101 105 106 107 196 197 198 199 203 204 205
210 211 212 213 217 218 219
node 6 size: 96760 MB
node 6 free: 95644 MB
node 7 cpus: 88 89 90 94 95 96 97 102 103 104 108 109 110 111 200 201 202 206 207 208
209 214 215 216 220 221 222 223
node 7 size: 96757 MB
node 7 free: 95696 MB
node distances:
node   0   1   2   3   4   5   6   7
  0:  10  11  21  21  21  21  21  21
  1:  11  10  21  21  21  21  21  21
  2:  21  21  10  11  21  21  21  21
  3:  21  21  11  10  21  21  21  21
  4:  21  21  21  21  10  11  21  21
  5:  21  21  21  21  11  10  21  21
  6:  21  21  21  21  21  21  10  11
  7:  21  21  21  21  21  21  11  10

From /proc/meminfo
   MemTotal:       791189832 kB
   HugePages_Total:        0
   Hugepagesize:        2048 kB

From /etc/*release* /etc/*version*
   SuSE-release:
      SUSE Linux Enterprise Server 12 (x86_64)
      VERSION = 12
      PATCHLEVEL = 2
      # This file is deprecated and will be removed in a future service pack or release.
      # Please check /etc/os-release for details about this release.
   os-release:
      NAME="SLES"
      VERSION="12-SP2"
      VERSION_ID="12.2"
      PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
```

(Continued on next page)

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate®2017_int_base =   573

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9019	**Test Date:** Oct-2017
Test Sponsor: Cisco Systems	**Hardware Availability:** Oct-2017
Tested by: Cisco Systems	**Software Availability:** Sep-2017

Platform Notes (Continued)

```
      ID="sles"
      ANSI_COLOR="0;32"
      CPE_NAME="cpe:/o:suse:sles:12:sp2"

 uname -a:
    Linux linux-qew3 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67)
    x86_64 x86_64 x86_64 GNU/Linux

 run-level 3 Oct 15 04:32

 SPEC is set to: /opt/cpu2017
    Filesystem      Type   Size  Used Avail Use% Mounted on
    /dev/sdc1       btrfs  1.9T   89G  1.8T   5% /opt

 Additional information from dmidecode follows.  WARNING: Use caution when you interpret
 this section. The 'dmidecode' program reads system data which is "intended to allow
 hardware to be accurately determined", but the intent may not be met, as there are
 frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
   BIOS Cisco Systems, Inc. C480M5.3.1.0.272.0613172154 06/13/2017
   Memory:
    48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666

 (End of data from sysinfo program)
```

Compiler Version Notes

```
================================================================================
C        | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base)
         | 525.x264_r(base) 557.xz_r(base)
--------------------------------------------------------------------------------
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
--------------------------------------------------------------------------------


================================================================================
C++      | 520.omnetpp_r(base) 523.xalancbmk_r(base) 531.deepsjeng_r(base)
         | 541.leela_r(base)
--------------------------------------------------------------------------------
icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
--------------------------------------------------------------------------------


================================================================================
Fortran | 548.exchange2_r(base)
--------------------------------------------------------------------------------
ifort (IFORT) 18.0.0 20170811
```

(Continued on next page)

SPEC CPU®2017 Integer Rate Result

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate®2017_int_base =   573

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2017

Hardware Availability: Oct-2017

Software Availability: Sep-2017

Compiler Version Notes (Continued)

```
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------
```

Base Compiler Invocation

C benchmarks:
`icc`

C++ benchmarks:
`icpc`

Fortran benchmarks:
`ifort`

Base Portability Flags

500.perlbench_r: `-DSPEC_LP64 -DSPEC_LINUX_X64`
502.gcc_r: `-DSPEC_LP64`
505.mcf_r: `-DSPEC_LP64`
520.omnetpp_r: `-DSPEC_LP64`
523.xalancbmk_r: `-DSPEC_LP64 -DSPEC_LINUX`
525.x264_r: `-DSPEC_LP64`
531.deepsjeng_r: `-DSPEC_LP64`
541.leela_r: `-DSPEC_LP64`
548.exchange2_r: `-DSPEC_LP64`
557.xz_r: `-DSPEC_LP64`

Base Optimization Flags

C benchmarks:
```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc
```

C++ benchmarks:
```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc
```

Fortran benchmarks:
```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

Standard Performance Evaluation Corporation (info@spec.org)   https://www.spec.org/

SPEC CPU®2017 Integer Rate Result

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate®2017_int_base = 573

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9019	**Test Date:** Oct-2017
Test Sponsor: Cisco Systems	**Hardware Availability:** Oct-2017
Tested by: Cisco Systems	**Software Availability:** Sep-2017

Base Other Flags

C benchmarks:
```
-m64 -std=c11
```

C++ benchmarks:
```
-m64
```

Fortran benchmarks:
```
-m64
```

The flags files that were used to format this result can be browsed at
```
http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.html
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html
```

You can also download the XML flags sources by saving the following links:
```
http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.xml
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml
```

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.2 on 2017-10-15 09:01:46-0400.
Report generated on 2020-08-04 16:43:29 by CPU2017 PDF formatter v6255.
Originally published on 2017-10-31.