



# SPEC® CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate2017\_fp\_base = 250

SPECrate2017\_fp\_peak = 255

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2017

Hardware Availability: Oct-2017

Software Availability: Sep-2017



### Hardware

CPU Name: Intel Xeon Platinum 8180  
 Max MHz.: 3800  
 Nominal: 2500  
 Enabled: 56 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 Chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 38.5 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)  
 Storage: 1 x 600 GB SAS HDD, 10K RPM  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86\_64) 4.4.21-69-default  
 Compiler: C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux;  
 Fortran: Version 18.0.0.128 of Intel Fortran Compiler for Linux  
 Parallel: No  
 Firmware: Version 3.1.1a released Jun-2017  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: None



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate2017\_fp\_base = 250

SPECrate2017\_fp\_peak = 255

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Oct-2017  
**Hardware Availability:** Oct-2017  
**Software Availability:** Sep-2017

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	112	<b>2244</b>	<b>501</b>	2242	501	2244	500	112	2241	501	<b>2241</b>	<b>501</b>	2240	502
507.cactuBSSN_r	112	<b>539</b>	<b>263</b>	538	264	541	262	112	541	262	<b>542</b>	<b>262</b>	543	261
508.namd_r	112	420	253	<b>421</b>	<b>253</b>	422	252	112	418	254	<b>418</b>	<b>255</b>	417	255
510.parest_r	112	2326	126	2364	124	<b>2349</b>	<b>125</b>	112	<b>2358</b>	<b>124</b>	2341	125	2375	123
511.povray_r	112	655	399	<b>657</b>	<b>398</b>	657	398	112	<b>555</b>	<b>471</b>	555	471	551	475
519.lbm_r	112	<b>967</b>	<b>122</b>	967	122	966	122	112	960	123	<b>961</b>	<b>123</b>	961	123
521.wrf_r	112	1118	224	<b>1119</b>	<b>224</b>	1120	224	112	1124	223	<b>1121</b>	<b>224</b>	1119	224
526.blender_r	112	523	326	<b>523</b>	<b>326</b>	520	328	112	<b>518</b>	<b>329</b>	518	329	518	329
527.cam4_r	112	641	305	<b>641</b>	<b>306</b>	641	306	112	639	307	640	306	<b>639</b>	<b>307</b>
538.imagick_r	112	545	512	<b>544</b>	<b>512</b>	544	512	112	544	512	<b>544</b>	<b>512</b>	544	512
544.nab_r	112	<b>418</b>	<b>451</b>	417	451	418	451	112	<b>413</b>	<b>457</b>	411	458	413	457
549.fotonik3d_r	112	2863	152	<b>2864</b>	<b>152</b>	2864	152	112	<b>2865</b>	<b>152</b>	2865	152	2865	152
554.roms_r	112	1869	95.2	1841	96.7	<b>1856</b>	<b>95.9</b>	112	1794	99.2	1798	99.0	<b>1794</b>	<b>99.2</b>

SPECrate2017\_fp\_base = 250

SPECrate2017\_fp\_peak = 255

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"
```

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM

memory using Redhat Enterprise Linux 7.4

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

runcpu command invoked through numactl i.e.:

```
numactl --interleave=all runcpu <etc>
```



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate2017\_fp\_base = 250

SPECrate2017\_fp\_peak = 255

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2017

**Hardware Availability:** Oct-2017

**Software Availability:** Sep-2017

## Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Enabled

CPU performance set to Enterprise

Power Performance Tuning set to OS

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f

running on linux-nsv2 Wed Oct 4 12:05:50 2017

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Platinum 8180 CPU @ 2.50GHz

2 "physical id"s (chips)

112 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 28

siblings : 56

physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27

28 29 30

physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27

28 29 30

From lscpu:

Architecture: x86\_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

CPU(s): 112

On-line CPU(s) list: 0-111

Thread(s) per core: 2

Core(s) per socket: 28

Socket(s): 2

NUMA node(s): 4

Vendor ID: GenuineIntel

CPU family: 6

Model: 85

Model name: Intel(R) Xeon(R) Platinum 8180 CPU @ 2.50GHz

Stepping: 4

CPU MHz: 1000.121

CPU max MHz: 3800.0000

CPU min MHz: 1000.0000

BogoMIPS: 5000.00

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate2017\_fp\_base = 250

SPECrate2017\_fp\_peak = 255

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Oct-2017  
**Hardware Availability:** Oct-2017  
**Software Availability:** Sep-2017

### Platform Notes (Continued)

```

Virtualization:      VT-x
L1d cache:          32K
L1i cache:          32K
L2 cache:           1024K
L3 cache:           39424K
NUMA node0 CPU(s):  0-3,7-9,14-17,21-23,56-59,63-65,70-73,77-79
NUMA node1 CPU(s):  4-6,10-13,18-20,24-27,60-62,66-69,74-76,80-83
NUMA node2 CPU(s):  28-31,35-37,42-45,49-51,84-87,91-93,98-101,105-107
NUMA node3 CPU(s):  32-34,38-41,46-48,52-55,88-90,94-97,102-104,108-111
Flags:              fpu vme de pse msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmpperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb pln pts dtherm hwp
hwp_act_window hwp_epp hwp_pkg_req intel_pt tpr_shadow vnmi flexpriority ept vpid
fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f
avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec
xgetbv1 cqm_llc cqm_occup_llc

```

```

/proc/cpuinfo cache data
cache size : 39424 KB

```

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
physical chip.
available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 7 8 9 14 15 16 17 21 22 23 56 57 58 59 63 64 65 70 71 72 73 77 78
79
node 0 size: 95331 MB
node 0 free: 81453 MB
node 1 cpus: 4 5 6 10 11 12 13 18 19 20 24 25 26 27 60 61 62 66 67 68 69 74 75 76 80 81
82 83
node 1 size: 96760 MB
node 1 free: 84908 MB
node 2 cpus: 28 29 30 31 35 36 37 42 43 44 45 49 50 51 84 85 86 87 91 92 93 98 99 100
101 105 106 107
node 2 size: 96760 MB
node 2 free: 84913 MB
node 3 cpus: 32 33 34 38 39 40 41 46 47 48 52 53 54 55 88 89 90 94 95 96 97 102 103 104
108 109 110 111
node 3 size: 96758 MB
node 3 free: 84800 MB
node distances:
node  0  1  2  3
 0:  10  11  21  21
 1:  11  10  21  21
 2:  21  21  10  11

```

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate2017\_fp\_base = 250

SPECrate2017\_fp\_peak = 255

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Oct-2017  
**Hardware Availability:** Oct-2017  
**Software Availability:** Sep-2017

### Platform Notes (Continued)

3: 21 21 11 10

From /proc/meminfo

MemTotal: 394864972 kB  
HugePages\_Total: 0  
Hugepagesize: 2048 kB

/usr/bin/lsb\_release -d

SUSE Linux Enterprise Server 12 SP2

From /etc/\*release\* /etc/\*version\*

SuSE-release:

SUSE Linux Enterprise Server 12 (x86\_64)  
VERSION = 12  
PATCHLEVEL = 2

# This file is deprecated and will be removed in a future service pack or release.  
# Please check /etc/os-release for details about this release.

os-release:

NAME="SLES"  
VERSION="12-SP2"  
VERSION\_ID="12.2"  
PRETTY\_NAME="SUSE Linux Enterprise Server 12 SP2"  
ID="sles"  
ANSI\_COLOR="0;32"  
CPE\_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:

Linux linux-nsv2 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67)  
x86\_64 x86\_64 x86\_64 GNU/Linux

run-level 3 Oct 4 02:00

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda3	xf	517G	281G	236G	55%	/home

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C240M5.3.1.1a.0.0607170937 06/07/2017

Memory:

24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666

(End of data from sysinfo program)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate2017\_fp\_base = 250

SPECrate2017\_fp\_peak = 255

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Oct-2017  
**Hardware Availability:** Oct-2017  
**Software Availability:** Sep-2017

### Compiler Version Notes

=====  
CC 519.lbm\_r(base) 538.imagick\_r(base, peak) 544.nab\_r(base)  
-----

icc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----

=====  
CC 519.lbm\_r(peak) 544.nab\_r(peak)  
-----

icc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----

=====  
CXXC 508.namd\_r(base) 510.parest\_r(base)  
-----

icpc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----

=====  
CXXC 508.namd\_r(peak) 510.parest\_r(peak)  
-----

icpc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----

=====  
CC 511.povray\_r(base) 526.blender\_r(base)  
-----

icpc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

icc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----

=====  
CC 511.povray\_r(peak) 526.blender\_r(peak)  
-----

icpc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

icc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate2017\_fp\_base = 250

SPECrate2017\_fp\_peak = 255

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2017

**Hardware Availability:** Oct-2017

**Software Availability:** Sep-2017

### Compiler Version Notes (Continued)

FC 507.cactuBSSN\_r(base)

```
-----
icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
-----
```

=====  
FC 507.cactuBSSN\_r(peak)

```
-----
icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
-----
```

=====  
FC 503.bwaves\_r(base, peak) 549.fotonik3d\_r(base, peak) 554.roms\_r(base)

```
-----
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
-----
```

=====  
FC 554.roms\_r(peak)

```
-----
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
-----
```

=====  
CC 521.wrf\_r(base) 527.cam4\_r(base)

```
-----
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
-----
```

=====  
CC 521.wrf\_r(peak) 527.cam4\_r(peak)

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate2017\_fp\_base = 250

SPECrate2017\_fp\_peak = 255

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2017

**Hardware Availability:** Oct-2017

**Software Availability:** Sep-2017

## Compiler Version Notes (Continued)

ifort (IFORT) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

icc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

## Base Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using both C and C++:

icpc icc

Benchmarks using Fortran, C, and C++:

icpc icc ifort

## Base Portability Flags

503.bwaves\_r: -DSPEC\_LP64

507.cactuBSSN\_r: -DSPEC\_LP64

508.namd\_r: -DSPEC\_LP64

510.parest\_r: -DSPEC\_LP64

511.povray\_r: -DSPEC\_LP64

519.lbm\_r: -DSPEC\_LP64

521.wrf\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG -convert big\_endian

526.blender\_r: -DSPEC\_LP64 -DSPEC\_LINUX -funsigned-char

527.cam4\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG

538.imagick\_r: -DSPEC\_LP64

544.nab\_r: -DSPEC\_LP64

549.fotonik3d\_r: -DSPEC\_LP64

554.roms\_r: -DSPEC\_LP64





# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate2017\_fp\_base = 250

SPECrate2017\_fp\_peak = 255

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2017

**Hardware Availability:** Oct-2017

**Software Availability:** Sep-2017

## Base Optimization Flags

C benchmarks:

`-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3`

C++ benchmarks:

`-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3`

Fortran benchmarks:

`-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`

Benchmarks using both Fortran and C:

`-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`

Benchmarks using both C and C++:

`-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3`

Benchmarks using Fortran, C, and C++:

`-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`

## Base Other Flags

C benchmarks:

`-m64 -std=c11`

C++ benchmarks:

`-m64`

Fortran benchmarks:

`-m64`

Benchmarks using both Fortran and C:

`-m64 -std=c11`

Benchmarks using both C and C++:

`-m64 -std=c11`

Benchmarks using Fortran, C, and C++:

`-m64 -std=c11`



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate2017\_fp\_base = 250

SPECrate2017\_fp\_peak = 255

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2017

**Hardware Availability:** Oct-2017

**Software Availability:** Sep-2017

## Peak Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using both C and C++:

icpc icc

Benchmarks using Fortran, C, and C++:

icpc icc ifort

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

519.lbm\_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3

538.imagick\_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3

544.nab\_r: Same as 519.lbm\_r

C++ benchmarks:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3

Fortran benchmarks:

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate2017\_fp\_base = 250

SPECrate2017\_fp\_peak = 255

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2017

**Hardware Availability:** Oct-2017

**Software Availability:** Sep-2017

## Peak Optimization Flags (Continued)

503.bwaves\_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3  
-nostandard-realloc-lhs -align array32byte

549.fotonik3d\_r: Same as 503.bwaves\_r

554.roms\_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs  
-align array32byte

Benchmarks using both Fortran and C:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte

Benchmarks using both C and C++:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3

Benchmarks using Fortran, C, and C++:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte

## Peak Other Flags

C benchmarks:

-m64 -std=c11

C++ benchmarks:

-m64

Fortran benchmarks:

-m64

Benchmarks using both Fortran and C:

-m64 -std=c11

Benchmarks using both C and C++:

-m64 -std=c11

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate2017\_fp\_base = 250

SPECrate2017\_fp\_peak = 255

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2017

**Hardware Availability:** Oct-2017

**Software Availability:** Sep-2017

## Peak Other Flags (Continued)

Benchmarks using Fortran, C, and C++:

-m64 -std=c11

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU2017 v1.0.1 on 2017-10-04 15:05:49-0400.

Report generated on 2018-10-31 14:29:47 by CPU2017 PDF formatter v6067.

Originally published on 2017-10-31.