



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6134M, 3.20GHz)

SPECspeed®2017\_int\_base = 8.75

SPECspeed®2017\_int\_peak = 9.02

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Sep-2017



### Hardware

CPU Name: Intel Xeon Gold 6134M  
 Max MHz: 3700  
 Nominal: 3200  
 Enabled: 16 cores, 2 chips  
 Orderable: 1,2 Chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 24.75 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)  
 Storage: 1 x 480 GB SAS SSD  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86\_64) 4.4.21-69-default  
 Compiler: C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux;  
 Fortran: Version 18.0.0.128 of Intel Fortran Compiler for Linux  
 Parallel: Yes  
 Firmware: Version 3.1.1d released Jun-2017  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 32/64-bit  
 Other: jemalloc: jemalloc memory allocator library V5.0.1;  
 jemalloc: configured and built at default for 32bit (i686) and 64bit (x86\_64) targets  
 Power Management: --



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6134M, 3.20GHz)

SPECspeed®2017\_int\_base = 8.75

SPECspeed®2017\_int\_peak = 9.02

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Nov-2017  
**Hardware Availability:** Aug-2017  
**Software Availability:** Sep-2017

## Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
600.perlbench_s	16	290	6.12	<b><u>288</u></b>	<b><u>6.16</u></b>	287	6.18	16	<b><u>242</u></b>	<b><u>7.35</u></b>	240	7.40	242	7.32
602.gcc_s	16	432	9.23	<b><u>426</u></b>	<b><u>9.34</u></b>	425	9.36	16	410	9.70	<b><u>411</u></b>	<b><u>9.68</u></b>	418	9.52
605.mcf_s	16	<b><u>433</u></b>	<b><u>10.9</u></b>	431	11.0	433	10.9	16	429	11.0	<b><u>429</u></b>	<b><u>11.0</u></b>	427	11.1
620.omnetpp_s	16	254	6.41	<b><u>250</u></b>	<b><u>6.53</u></b>	245	6.65	16	247	6.60	253	6.45	<b><u>252</u></b>	<b><u>6.47</u></b>
623.xalancbmk_s	16	<b><u>154</u></b>	<b><u>9.20</u></b>	155	9.12	154	9.22	16	141	10.0	<b><u>141</u></b>	<b><u>10.1</u></b>	140	10.1
625.x264_s	16	150	11.8	<b><u>150</u></b>	<b><u>11.8</u></b>	150	11.7	16	150	11.8	150	11.8	<b><u>150</u></b>	<b><u>11.8</u></b>
631.deepsjeng_s	16	<b><u>283</u></b>	<b><u>5.07</u></b>	283	5.07	283	5.06	16	284	5.04	<b><u>284</u></b>	<b><u>5.05</u></b>	284	5.05
641.leela_s	16	394	4.33	<b><u>394</u></b>	<b><u>4.33</u></b>	394	4.33	16	392	4.35	<b><u>393</u></b>	<b><u>4.34</u></b>	393	4.34
648.exchange2_s	16	<b><u>220</u></b>	<b><u>13.4</u></b>	219	13.4	220	13.4	16	220	13.4	222	13.2	<b><u>220</u></b>	<b><u>13.4</u></b>
657.xz_s	16	307	20.2	304	20.3	<b><u>306</u></b>	<b><u>20.2</u></b>	16	302	20.5	<b><u>304</u></b>	<b><u>20.3</u></b>	304	20.3

SPECspeed®2017\_int\_base = **8.75**

SPECspeed®2017\_int\_peak = **9.02**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:

KMP\_AFFINITY = "granularity=fine,scatter"

LD\_LIBRARY\_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"

OMP\_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM

memory using Redhat Enterprise Linux 7.4

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.4, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Disabled

CPU performance set to Enterprise

Power Performance Tuning set to OS

SNC set to Disabled

IMC Interleaving set to Auto

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6134M, 3.20GHz)

SPECspeed®2017\_int\_base = 8.75

SPECspeed®2017\_int\_peak = 9.02

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Nov-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Sep-2017

### Platform Notes (Continued)

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f

running on linux-ox2h Sun Nov 12 05:29:41 2017

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 6134M CPU @ 3.20GHz

2 "physical id"s (chips)

16 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 8

siblings : 8

physical 0: cores 0 2 3 9 16 19 26 27

physical 1: cores 0 2 3 9 16 19 26 27

From lscpu:

Architecture: x86\_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

CPU(s): 16

On-line CPU(s) list: 0-15

Thread(s) per core: 1

Core(s) per socket: 8

Socket(s): 2

NUMA node(s): 2

Vendor ID: GenuineIntel

CPU family: 6

Model: 85

Model name: Intel(R) Xeon(R) Gold 6134M CPU @ 3.20GHz

Stepping: 4

CPU MHz: 1492.725

CPU max MHz: 3700.0000

CPU min MHz: 1200.0000

BogoMIPS: 6384.96

Virtualization: VT-x

L1d cache: 32K

L1i cache: 32K

L2 cache: 1024K

L3 cache: 25344K

NUMA node0 CPU(s): 0-7

NUMA node1 CPU(s): 8-15

Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6134M, 3.20GHz)

SPECspeed®2017\_int\_base = 8.75

SPECspeed®2017\_int\_peak = 9.02

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Nov-2017  
**Hardware Availability:** Aug-2017  
**Software Availability:** Sep-2017

### Platform Notes (Continued)

```
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 sse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb pln pts dtherm hwp
hwp_act_window hwp_epp hwp_pkg_req intel_pt tpr_shadow vnmi flexpriority ept vpid
fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f
avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec
xgetbv1 cqm_llc cqm_occup_llc
```

```
/proc/cpuinfo cache data
cache size : 25344 KB
```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7
node 0 size: 192019 MB
node 0 free: 191400 MB
node 1 cpus: 8 9 10 11 12 13 14 15
node 1 size: 193384 MB
node 1 free: 192757 MB
node distances:
node  0  1
  0:  10  21
  1:  21  10
```

```
From /proc/meminfo
MemTotal:          394653928 kB
HugePages_Total:      0
Hugepagesize:       2048 kB
```

```
/usr/bin/lsb_release -d
SUSE Linux Enterprise Server 12 SP2
```

```
From /etc/*release* /etc/*version*
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6134M, 3.20GHz)

SPECspeed®2017\_int\_base = 8.75

SPECspeed®2017\_int\_peak = 9.02

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Sep-2017

## Platform Notes (Continued)

```
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

```
uname -a:
Linux linux-ox2h 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67)
x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Nov 12 05:28
```

```
SPEC is set to: /home/cpu2017
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdb5       xfs   317G  46G  272G  15% /home
```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C220M5.3.1.1d.0.0615170645 06/15/2017

Memory:
24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666

(End of data from sysinfo program)

## Compiler Version Notes

```
====
C          | 600.perlbench_s(base, peak) 602.gcc_s(base, peak) 605.mcf_s(base,
          | peak) 625.x264_s(base, peak) 657.xz_s(base, peak)
-----
```

```
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
-----
```

```
====
C++       | 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak)
          | 631.deepsjeng_s(base, peak) 641.leela_s(base, peak)
-----
```

```
icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
-----
```

```
====
Fortran   | 648.exchange2_s(base, peak)
-----
```

```
ifort (IFORT) 18.0.0 20170811
```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6134M, 3.20GHz)

SPECspeed®2017\_int\_base = 8.75

SPECspeed®2017\_int\_peak = 9.02

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Nov-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Sep-2017

## Compiler Version Notes (Continued)

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----

## Base Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

## Base Portability Flags

600.perlbench\_s: -DSPEC\_LP64 -DSPEC\_LINUX\_X64  
602.gcc\_s: -DSPEC\_LP64  
605.mcf\_s: -DSPEC\_LP64  
620.omnetpp\_s: -DSPEC\_LP64  
623.xalancbmk\_s: -DSPEC\_LP64 -DSPEC\_LINUX  
625.x264\_s: -DSPEC\_LP64  
631.deepsjeng\_s: -DSPEC\_LP64  
641.leela\_s: -DSPEC\_LP64  
648.exchange2\_s: -DSPEC\_LP64  
657.xz\_s: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -qopenmp -DSPEC\_OPENMP  
-L/usr/local/je5.0.1-64/lib -ljemalloc

C++ benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc

Fortran benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Cisco Systems**

Cisco UCS C220 M5 (Intel Xeon Gold 6134M, 3.20GHz)

SPECspeed®2017\_int\_base = 8.75

SPECspeed®2017\_int\_peak = 9.02

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Nov-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Sep-2017

## Base Optimization Flags (Continued)

Fortran benchmarks (continued):

`-L/usr/local/je5.0.1-64/lib -ljemalloc`

## Base Other Flags

C benchmarks:

`-m64 -std=c11`

C++ benchmarks:

`-m64`

Fortran benchmarks:

`-m64`

## Peak Compiler Invocation

C benchmarks:

`icc`

C++ benchmarks:

`icpc`

Fortran benchmarks:

`ifort`

## Peak Portability Flags

600.perlbench\_s: `-DSPEC_LP64 -DSPEC_LINUX_X64`

602 gcc\_s: `-DSPEC_LP64`

605.mcf\_s: `-DSPEC_LP64`

620.omnetpp\_s: `-DSPEC_LP64`

623.xalancbmk\_s: `-D_FILE_OFFSET_BITS=64 -DSPEC_LINUX`

625.x264\_s: `-DSPEC_LP64`

631.deepsjeng\_s: `-DSPEC_LP64`

641.leela\_s: `-DSPEC_LP64`

648.exchange2\_s: `-DSPEC_LP64`

657.xz\_s: `-DSPEC_LP64`



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6134M, 3.20GHz)

SPECspeed®2017\_int\_base = 8.75

SPECspeed®2017\_int\_peak = 9.02

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Nov-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Sep-2017

## Peak Optimization Flags

C benchmarks:

```
600.perlbench_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-mem-layout-trans=3 -ipo -O3
-no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -fno-strict-overflow
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
602.gcc_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-mem-layout-trans=3 -ipo -O3
-no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
605.mcf_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
625.x264_s: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

657.xz\_s: Same as 602.gcc\_s

C++ benchmarks:

```
620.omnetpp_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
623.xalancbmk_s: -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32
-Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-32/lib -ljemalloc
```

631.deepsjeng\_s: Same as 620.omnetpp\_s

641.leela\_s: Same as 620.omnetpp\_s

Fortran benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/usr/local/je5.0.1-64/lib -ljemalloc
```





# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6134M, 3.20GHz)

SPECspeed®2017\_int\_base = 8.75

SPECspeed®2017\_int\_peak = 9.02

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Nov-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Sep-2017

## Peak Other Flags

C benchmarks:

-m64 -std=c11

C++ benchmarks (except as noted below):

-m64

623.xalancbmk\_s: -m32

Fortran benchmarks:

-m64

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.0.2 on 2017-11-12 08:29:40-0500.

Report generated on 2020-08-04 16:16:43 by CPU2017 PDF formatter v6255.

Originally published on 2017-12-09.