



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6126,  
2.60 GHz)

**SPECrate®2017\_fp\_base = 150**

**SPECrate®2017\_fp\_peak = 153**

CPU2017 License: 9019


**Test Date:** Dec-2017

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Sep-2017



— SPECrate®2017\_fp\_base (150)

····· SPECrate®2017\_fp\_peak (153)

## Hardware

CPU Name: Intel Xeon Gold 6126  
 Max MHz: 3700  
 Nominal: 2600  
 Enabled: 24 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 Chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 19.25 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)  
 Storage: 1 x 600 GB SAS HDD, 10K RPM  
 Other: None

OS:  
 Compiler:  
 Parallel:  
 Firmware:  
 File System:  
 System State:  
 Base Pointers:  
 Peak Pointers:  
 Other:  
 Power Management: --

## Software

SUSE Linux Enterprise Server 12 SP2 (x86\_64)  
 4.4.21-69-default  
 C/C++: Version 18.0.0.128 of Intel C/C++  
 Compiler for Linux;  
 Fortran: Version 18.0.0.128 of Intel Fortran  
 Compiler for Linux  
 No  
 Version 3.2.1d released Jul-2017  
 xfs  
 Run level 3 (multi-user)  
 64-bit  
 64-bit  
 None  
 --



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6126,  
2.60 GHz)

**SPECrate®2017\_fp\_base = 150**

**SPECrate®2017\_fp\_peak = 153**

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	48	<b>1075</b>	<b>448</b>	1074	448	1076	447	48	1078	447	1076	447	<b>1077</b>	<b>447</b>
507.cactuBSSN_r	48	<b>496</b>	<b>122</b>	496	123	498	122	48	503	121	504	121	<b>504</b>	<b>121</b>
508.namd_r	48	435	105	<b>435</b>	<b>105</b>	437	104	48	<b>432</b>	<b>105</b>	432	106	438	104
510.parest_r	48	<b>1208</b>	<b>104</b>	1207	104	1210	104	48	<b>1210</b>	<b>104</b>	1212	104	1204	104
511.povray_r	48	<b>674</b>	<b>166</b>	677	166	674	166	48	574	195	569	197	<b>569</b>	<b>197</b>
519.lbm_r	48	<b>526</b>	<b>96.1</b>	526	96.2	527	96.1	48	<b>490</b>	<b>103</b>	489	104	491	103
521.wrf_r	48	<b>578</b>	<b>186</b>	594	181	577	186	48	589	183	602	179	<b>590</b>	<b>182</b>
526.blender_r	48	495	148	<b>495</b>	<b>148</b>	495	148	48	<b>493</b>	<b>148</b>	491	149	493	148
527.cam4_r	48	533	157	<b>533</b>	<b>157</b>	534	157	48	527	159	<b>527</b>	<b>159</b>	527	159
538.imagick_r	48	539	221	<b>539</b>	<b>222</b>	539	222	48	539	221	<b>540</b>	<b>221</b>	540	221
544.nab_r	48	<b>417</b>	<b>193</b>	417	194	418	193	48	410	197	<b>413</b>	<b>196</b>	415	195
549.fotonik3d_r	48	1443	130	1441	130	<b>1442</b>	<b>130</b>	48	<b>1444</b>	<b>130</b>	1445	129	1443	130
554.roms_r	48	905	84.2	<b>912</b>	<b>83.7</b>	912	83.6	48	886	86.1	890	85.7	<b>887</b>	<b>86.0</b>

**SPECrate®2017\_fp\_base = 150**

**SPECrate®2017\_fp\_peak = 153**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The taskset mechanism was used to bind copies to processors. The config file option 'submit' was used to generate taskset commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:

LD\_LIBRARY\_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.4

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:  
sync; echo 3> /proc/sys/vm/drop\_caches



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6126,  
2.60 GHz)

**SPECrate®2017\_fp\_base = 150**

**SPECrate®2017\_fp\_peak = 153**

**CPU2017 License:** 9019

**Test Date:** Dec-2017

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Sep-2017

## Platform Notes

### BIOS Settings:

Intel HyperThreading Technology set to Enabled

CPU performance set to Enterprise

Power Performance Tuning set to OS

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f  
running on linux Thu Dec 7 06:55:29 2017

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Gold 6126 CPU @ 2.60GHz
  2 "physical id"s (chips)
  48 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 12
siblings : 24
physical 0: cores 0 1 2 3 4 5 6 8 9 11 12 13
physical 1: cores 0 1 2 3 4 5 6 8 9 11 12 13
```

From lscpu:

```
Architecture:           x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
CPU(s):                48
On-line CPU(s) list:  0-47
Thread(s) per core:   2
Core(s) per socket:   12
Socket(s):             2
NUMA node(s):          4
Vendor ID:             GenuineIntel
CPU family:            6
Model:                 85
Model name:            Intel(R) Xeon(R) Gold 6126 CPU @ 2.60GHz
Stepping:               4
CPU MHz:                3467.641
CPU max MHz:           3700.0000
CPU min MHz:           1000.0000
BogoMIPS:              5199.95
Virtualization:        VT-x
L1d cache:              32K
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6126,  
2.60 GHz)

SPECrate®2017\_fp\_base = 150

SPECrate®2017\_fp\_peak = 153

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

## Platform Notes (Continued)

L1i cache: 32K  
L2 cache: 1024K  
L3 cache: 19712K  
NUMA node0 CPU(s): 0-3,7,8,24-27,31,32  
NUMA node1 CPU(s): 4-6,9-11,28-30,33-35  
NUMA node2 CPU(s): 12-15,19,20,36-39,43,44  
NUMA node3 CPU(s): 16-18,21-23,40-42,45-47  
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtopology nonstop\_tsc aperfmpfperf eagerfpu pni pclmulqdq dtes64 monitor ds\_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch ida arat epb pln pts dtherm hwp hwp\_act\_window hwp\_epp hwp\_pkg\_req intel\_pt tpr\_shadow vnmi flexpriority ept vpid fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm\_llc cqm\_occup\_llc

/proc/cpuinfo cache data  
cache size : 19712 KB

From numactl --hardware    WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 4 nodes (0-3)  
node 0 cpus: 0 1 2 3 7 8 24 25 26 27 31 32  
node 0 size: 95159 MB  
node 0 free: 94826 MB  
node 1 cpus: 4 5 6 9 10 11 28 29 30 33 34 35  
node 1 size: 96753 MB  
node 1 free: 96127 MB  
node 2 cpus: 12 13 14 15 19 20 36 37 38 39 43 44  
node 2 size: 96753 MB  
node 2 free: 96347 MB  
node 3 cpus: 16 17 18 21 22 23 40 41 42 45 46 47  
node 3 size: 96750 MB  
node 3 free: 96378 MB  
node distances:  
node 0 1 2 3  
0: 10 11 21 21  
1: 11 10 21 21  
2: 21 21 10 11  
3: 21 21 11 10

From /proc/meminfo  
MemTotal: 394666940 kB  
HugePages\_Total: 0  
Hugepagesize: 2048 kB

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6126,  
2.60 GHz)

SPECrate®2017\_fp\_base = 150

SPECrate®2017\_fp\_peak = 153

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

## Platform Notes (Continued)

```
From /etc/*release* /etc/*version*
SuSE-release:
    SUSE Linux Enterprise Server 12 (x86_64)
    VERSION = 12
    PATCHLEVEL = 2
    # This file is deprecated and will be removed in a future service pack or release.
    # Please check /etc/os-release for details about this release.
os-release:
    NAME="SLES"
    VERSION="12-SP2"
    VERSION_ID="12.2"
    PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
    ID="sles"
    ANSI_COLOR="0;32"
    CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
Linux linux 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67) x86_64
x86_64 x86_64 GNU/Linux

run-level 3 Jan 2 14:47

SPEC is set to: /home/cpu2017
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdal       xfs   280G  141G  139G  51%  /


Additional information from dmidecode follows. WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017
Memory:
24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666

(End of data from sysinfo program)
```

## Compiler Version Notes

=====
C | 519.lbm\_r(base, peak) 538.imagick\_r(base, peak)
 | 544.nab\_r(base, peak)
=====

=====
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
=====

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6126,  
2.60 GHz)

SPECrate®2017\_fp\_base = 150

SPECrate®2017\_fp\_peak = 153

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

## Compiler Version Notes (Continued)

=====

C++ | 508.namd\_r(base, peak) 510.parest\_r(base, peak)

=====

icpc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====

C++, C | 511.povray\_r(base, peak) 526.blender\_r(base, peak)

=====

icpc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

icc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====

C++, C, Fortran | 507.cactusBSSN\_r(base, peak)

=====

icpc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

icc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

ifort (IFORT) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====

Fortran | 503.bwaves\_r(base, peak) 549.fotonik3d\_r(base, peak)  
| 554.roms\_r(base, peak)

=====

ifort (IFORT) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====

Fortran, C | 521.wrf\_r(base, peak) 527.cam4\_r(base, peak)

=====

ifort (IFORT) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

icc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6126,  
2.60 GHz)

**SPECrate®2017\_fp\_base = 150**

**SPECrate®2017\_fp\_peak = 153**

**CPU2017 License:** 9019

**Test Date:** Dec-2017

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Sep-2017

## Base Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using both C and C++:

icpcicc

Benchmarks using Fortran, C, and C++:

icpciccifort

## Base Portability Flags

503.bwaves\_r: -DSPEC\_LP64  
507.cactuBSSN\_r: -DSPEC\_LP64  
508.namd\_r: -DSPEC\_LP64  
510.parest\_r: -DSPEC\_LP64  
511.povray\_r: -DSPEC\_LP64  
519.lbm\_r: -DSPEC\_LP64  
521.wrf\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG -convert big\_endian  
526.blender\_r: -DSPEC\_LP64 -DSPEC\_LINUX -funsigned-char  
527.cam4\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG  
538.imagick\_r: -DSPEC\_LP64  
544.nab\_r: -DSPEC\_LP64  
549.fotonik3d\_r: -DSPEC\_LP64  
554.roms\_r: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3

C++ benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6126,  
2.60 GHz)

SPECrate®2017\_fp\_base = 150

SPECrate®2017\_fp\_peak = 153

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

## Base Optimization Flags (Continued)

C++ benchmarks (continued):

-qopt-mem-layout-trans=3

Fortran benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte

Benchmarks using both C and C++:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3

Benchmarks using Fortran, C, and C++:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte

## Base Other Flags

C benchmarks:

-m64 -std=c11

C++ benchmarks:

-m64

Fortran benchmarks:

-m64

Benchmarks using both Fortran and C:

-m64 -std=c11

Benchmarks using both C and C++:

-m64 -std=c11

Benchmarks using Fortran, C, and C++:

-m64 -std=c11



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6126,  
2.60 GHz)

SPECrate®2017\_fp\_base = 150

SPECrate®2017\_fp\_peak = 153

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

## Peak Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using both C and C++:

icpcicc

Benchmarks using Fortran, C, and C++:

icpciccifort

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

519.lbm\_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3

538.imagick\_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3

544.nab\_r: Same as 519.lbm\_r

C++ benchmarks:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3

Fortran benchmarks:

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6126,  
2.60 GHz)

SPECrate®2017\_fp\_base = 150

SPECrate®2017\_fp\_peak = 153

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

## Peak Optimization Flags (Continued)

503.bwaves\_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3  
-nostandard-realloc-lhs -align array32byte

549.fotonik3d\_r: Same as 503.bwaves\_r

554.roms\_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs  
-align array32byte

Benchmarks using both Fortran and C:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte

Benchmarks using both C and C++:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3

Benchmarks using Fortran, C, and C++:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte

## Peak Other Flags

C benchmarks:

-m64 -std=c11

C++ benchmarks:

-m64

Fortran benchmarks:

-m64

Benchmarks using both Fortran and C:

-m64 -std=c11

Benchmarks using both C and C++:

-m64 -std=c11

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6126,  
2.60 GHz)

SPECrate®2017\_fp\_base = 150

SPECrate®2017\_fp\_peak = 153

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

## Peak Other Flags (Continued)

Benchmarks using Fortran, C, and C++:

-m64 -std=c11

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.0.2 on 2017-12-07 06:55:29-0500.

Report generated on 2020-06-25 18:24:48 by CPU2017 PDF formatter v6255.

Originally published on 2017-12-26.