



SPEC® CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10


(2.60 GHz, Intel Xeon Silver 4112)

SPECrate2017_int_base = 43.9

SPECrate2017_int_peak = 46.5

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Nov-2017
Hardware Availability: Oct-2017
Software Availability: Sep-2017



Hardware

CPU Name: Intel Xeon Silver 4112
 Max MHz.: 3000
 Nominal: 2600
 Enabled: 8 cores, 2 chips, 2 threads/core
 Orderable: 1, 2 chip(s)
 Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 8.25 MB I+D on chip per chip
 Other: None
 Memory: 384 GB (24 x 16 GB 2Rx8 PC4-2666V-R, running at 2400)
 Storage: 1 x 480 GB SATA SSD, RAID 0
 Other: None

Software

OS: SUSE Linux Enterprise Server 12 (x86_64) SP2
 Kernel 4.4.21-69-default
 Compiler: C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux;
 Fortran: Version 18.0.0.128 of Intel Fortran Compiler for Linux
 Parallel: No
 Firmware: HPE BIOS Version I42 released Oct-2017 (tested with I42 9/27/2017)
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 32/64-bit
 Other: jemalloc: jemalloc memory allocator library V5.0.1;
 jemalloc: configured and built at default for 32bit (i686) and 64bit (x86_64) targets;
 jemalloc: built with the RedHat Enterprise 7.4, and the system compiler gcc 4.8.5;
 jemalloc: sources available from jemalloc.net or releases



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10

(2.60 GHz, Intel Xeon Silver 4112)

SPECrate2017_int_base = 43.9

SPECrate2017_int_peak = 46.5

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Nov-2017
Hardware Availability: Oct-2017
Software Availability: Sep-2017

Results Table

| Benchmark | Base | | | | | | | Peak | | | | | | |
|-----------------|--------|------------|-------------|------------|-------------|------------|-------------|--------|------------|-------------|------------|-------------|------------|-------------|
| | Copies | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio | Copies | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio |
| 500.perlbench_r | 16 | 790 | 32.2 | 784 | 32.5 | 782 | 32.6 | 16 | 630 | 40.5 | 631 | 40.4 | 632 | 40.3 |
| 502.gcc_r | 16 | 576 | 39.4 | 576 | 39.4 | 576 | 39.3 | 16 | 488 | 46.5 | 490 | 46.3 | 490 | 46.3 |
| 505.mcf_r | 16 | 464 | 55.7 | 465 | 55.6 | 468 | 55.3 | 16 | 465 | 55.6 | 472 | 54.7 | 471 | 54.9 |
| 520.omnetpp_r | 16 | 771 | 27.2 | 770 | 27.3 | 770 | 27.3 | 16 | 770 | 27.3 | 774 | 27.1 | 773 | 27.2 |
| 523.xalancbmk_r | 16 | 355 | 47.6 | 353 | 47.8 | 354 | 47.7 | 16 | 304 | 55.6 | 303 | 55.8 | 302 | 55.9 |
| 525.x264_r | 16 | 333 | 84.2 | 334 | 83.8 | 326 | 86.0 | 16 | 318 | 88.2 | 316 | 88.6 | 317 | 88.4 |
| 531.deepsjeng_r | 16 | 489 | 37.5 | 491 | 37.4 | 489 | 37.5 | 16 | 488 | 37.6 | 488 | 37.6 | 488 | 37.6 |
| 541.leela_r | 16 | 761 | 34.8 | 762 | 34.8 | 757 | 35.0 | 16 | 775 | 34.2 | 753 | 35.2 | 756 | 35.1 |
| 548.exchange2_r | 16 | 512 | 81.9 | 507 | 82.7 | 510 | 82.2 | 16 | 513 | 81.7 | 512 | 81.9 | 512 | 81.8 |
| 557.xz_r | 16 | 546 | 31.7 | 548 | 31.5 | 546 | 31.6 | 16 | 546 | 31.6 | 548 | 31.5 | 547 | 31.6 |

SPECrate2017_int_base = 43.9

SPECrate2017_int_peak = 46.5

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
runspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>
irqbalance disabled with "service irqbalance stop"
tuned profile set with "tuned-adm profile throughput-performance"
VM Dirty ratio was set to 40 using "echo 40 > /proc/sys/vm/dirty_ratio"
Numa balancing was disabled using "echo 0 > /proc/sys/kernel/numa_balancing"
```

General Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.4



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10

(2.60 GHz, Intel Xeon Silver 4112)

SPECrate2017_int_base = 43.9

SPECrate2017_int_peak = 46.5

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Nov-2017

Hardware Availability: Oct-2017

Software Availability: Sep-2017

Platform Notes

BIOS Configuration:

Thermal Configuration set to Maximum Cooling
 Memory Patrol Scrubbing set to Disabled
 LLC Prefetch set to Enabled
 LLC Dead Line Allocation set to Disabled
 Workload Profile set to General Throughput Compute
 Minimum Processor Idle Power Core C-State set to C1E State
 Workload Profile set to Custom
 Sub-NUMA Clustering set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f

running on sy480_hjp_suse_machine1 Tue Nov 28 21:12:06 2017

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Silver 4112 CPU @ 2.60GHz

2 "physical id"s (chips)

16 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 4

siblings : 8

physical 0: cores 1 2 4 5

physical 1: cores 0 1 3 4

From lscpu:

Architecture: x86_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

CPU(s): 16

On-line CPU(s) list: 0-15

Thread(s) per core: 2

Core(s) per socket: 4

Socket(s): 2

NUMA node(s): 2

Vendor ID: GenuineIntel

CPU family: 6

Model: 85

Model name: Intel(R) Xeon(R) Silver 4112 CPU @ 2.60GHz

Stepping: 4

CPU MHz: 2593.921

BogoMIPS: 5187.84

Virtualization: VT-x

L1d cache: 32K

(Continued on next page)



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10

(2.60 GHz, Intel Xeon Silver 4112)

SPECrate2017_int_base = 43.9

SPECrate2017_int_peak = 46.5

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Nov-2017

Hardware Availability: Oct-2017

Software Availability: Sep-2017

Platform Notes (Continued)

L1i cache: 32K
L2 cache: 1024K
L3 cache: 8448K
NUMA node0 CPU(s): 0-3,8-11
NUMA node1 CPU(s): 4-7,12-15

Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb pln pts dtherm intel_pt tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

```
/proc/cpuinfo cache data
cache size : 8448 KB
```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 8 9 10 11
node 0 size: 193118 MB
node 0 free: 192448 MB
node 1 cpus: 4 5 6 7 12 13 14 15
node 1 size: 193534 MB
node 1 free: 192846 MB
node distances:
node  0  1
  0:  10  21
  1:  21  10
```

From /proc/meminfo

```
MemTotal: 395932480 kB
HugePages_Total: 0
Hugepagesize: 2048 kB
```

From /etc/*release* /etc/*version*

```
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"
```

(Continued on next page)



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10

(2.60 GHz, Intel Xeon Silver 4112)

SPECrate2017_int_base = 43.9

SPECrate2017_int_peak = 46.5

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Nov-2017
Hardware Availability: Oct-2017
Software Availability: Sep-2017

Platform Notes (Continued)

```
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="/o:suse:sles:12:sp2"
```

```
uname -a:
Linux sy480_hjp_suse_machine1 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
(9464f67) x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Nov 28 21:10
```

```
SPEC is set to: /home/cpu2017
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sda4        xfs   405G  114G  292G  29% /home
```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

```
BIOS HPE I42 09/27/2017
Memory:
24x UNKNOWN NOT AVAILABLE 16 GB 2 rank 2666, configured at 2400
```

(End of data from sysinfo program)

Compiler Version Notes

```
=====
CC 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)
525.x264_r(base, peak) 557.xz_r(base, peak)
-----
```

```
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
-----
```

```
=====
CC 500.perlbench_r(peak) 502.gcc_r(peak)
-----
```

```
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
-----
```

```
=====
CXXC 520.omnetpp_r(base) 523.xalanbmk_r(base) 531.deepsjeng_r(base)
541.leela_r(base)
-----
```

(Continued on next page)



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10

(2.60 GHz, Intel Xeon Silver 4112)

SPECrate2017_int_base = 43.9

SPECrate2017_int_peak = 46.5

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Nov-2017
Hardware Availability: Oct-2017
Software Availability: Sep-2017

Compiler Version Notes (Continued)

icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====
CXXC 520.omnetpp_r(peak) 523.xalancbmk_r(peak) 531.deepsjeng_r(peak)
541.leela_r(peak)

icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====
FC 548.exchange2_r(base, peak)

ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc

C++ benchmarks:
icpc

Fortran benchmarks:
ifort

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10

(2.60 GHz, Intel Xeon Silver 4112)

SPECrate2017_int_base = 43.9

SPECrate2017_int_peak = 46.5

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Nov-2017

Hardware Availability: Oct-2017

Software Availability: Sep-2017

Base Optimization Flags

C benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-gopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc
```

C++ benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-gopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc
```

Fortran benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-gopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

Base Other Flags

C benchmarks:

```
-m64 -std=c11
```

C++ benchmarks:

```
-m64
```

Fortran benchmarks:

```
-m64
```

Peak Compiler Invocation

C benchmarks:

```
icc
```

C++ benchmarks:

```
icpc
```

Fortran benchmarks:

```
ifort
```

Peak Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
```

```
502.gcc_r: -D_FILE_OFFSET_BITS=64
```

(Continued on next page)



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10

(2.60 GHz, Intel Xeon Silver 4112)

SPECrate2017_int_base = 43.9

SPECrate2017_int_peak = 46.5

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Nov-2017

Hardware Availability: Oct-2017

Software Availability: Sep-2017

Peak Portability Flags (Continued)

```
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64
```

Peak Optimization Flags

C benchmarks:

```
500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-fno-strict-overflow -L/usr/local/je5.0.1-64/lib
-ljemalloc
```

```
502.gcc_r: -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32
-Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/usr/local/je5.0.1-32/lib -ljemalloc
```

```
505.mcf_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib
-ljemalloc
```

```
525.x264_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -fno-alias
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
557.xz_r: Same as 505.mcf_r
```

C++ benchmarks:

```
520.omnetpp_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
523.xalancbmk_r: -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32
-Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/usr/local/je5.0.1-32/lib -ljemalloc
```

(Continued on next page)



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10

(2.60 GHz, Intel Xeon Silver 4112)

SPECrate2017_int_base = 43.9

SPECrate2017_int_peak = 46.5

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Nov-2017

Hardware Availability: Oct-2017

Software Availability: Sep-2017

Peak Optimization Flags (Continued)

531.deepsjeng_r: Same as 520.omnetpp_r

541.leela_r: Same as 520.omnetpp_r

Fortran benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

Peak Other Flags

C benchmarks (except as noted below):

```
-m64 -std=c11
```

502.gcc_r: -m32 -std=c11

C++ benchmarks (except as noted below):

```
-m64
```

523.xalancbmk_r: -m32

Fortran benchmarks:

```
-m64
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2017-10-19.html>

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-SKX-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2017-10-19.xml>

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-SKX-revH.xml>

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.2 on 2017-11-28 10:42:05-0500.

Report generated on 2018-10-31 17:12:52 by CPU2017 PDF formatter v6067.

Originally published on 2018-01-14.