



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8160, 2.10 GHz)

**SPECrate®2017\_fp\_base = 222**

**SPECrate®2017\_fp\_peak = 223**

CPU2017 License: 9019


**Test Date:** May-2018

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Mar-2018



— SPECrate®2017\_fp\_base (222)  
---- SPECrate®2017\_fp\_peak (223)

### Hardware

CPU Name: Intel Xeon Platinum 8160  
 Max MHz: 3700  
 Nominal: 2100  
 Enabled: 48 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 Chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 33 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)  
 Storage: 1 x 240 GB M.2 SATA SSD  
 Other: None

OS:

SUSE Linux Enterprise Server 12 SP2 (x86\_64)  
4.4.103-92.56-default

Compiler:

C/C++: Version 18.0.2.199 of Intel C/C++ Compiler for Linux;  
 Fortran: Version 18.0.2.199 of Intel Fortran Compiler for Linux

Parallel:

No

Firmware:

Version 3.2.3c released Mar-2018

File System:

xfs

System State:

Run level 3 (multi-user)

Base Pointers:

64-bit

Peak Pointers:

64-bit

Other:

None

Power Management: --

### Software



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8160, 2.10 GHz)

**SPECrate®2017\_fp\_base = 222**

**SPECrate®2017\_fp\_peak = 223**

CPU2017 License: 9019

Test Date: May-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	96	2005	480	<b>2006</b>	<b>480</b>	2007	480	96	2005	480	2009	479	<b>2008</b>	<b>479</b>
507.cactuBSSN_r	96	608	200	609	200	<b>608</b>	<b>200</b>	96	<b>613</b>	<b>198</b>	613	198	614	198
508.namd_r	96	516	177	<b>518</b>	<b>176</b>	518	176	96	<b>512</b>	<b>178</b>	514	177	512	178
510.parest_r	96	2185	115	<b>2186</b>	<b>115</b>	2192	115	96	2190	115	<b>2194</b>	<b>114</b>	2200	114
511.povray_r	96	821	273	<b>823</b>	<b>272</b>	823	272	96	686	327	683	328	<b>685</b>	<b>327</b>
519.lbm_r	96	879	115	880	115	<b>879</b>	<b>115</b>	96	<b>862</b>	<b>117</b>	862	117	863	117
521.wrf_r	96	997	216	995	216	<b>995</b>	<b>216</b>	96	999	215	<b>996</b>	<b>216</b>	994	216
526.blender_r	96	<b>560</b>	<b>261</b>	560	261	560	261	96	555	263	555	264	<b>555</b>	<b>263</b>
527.cam4_r	96	669	251	<b>669</b>	<b>251</b>	671	250	96	662	253	<b>662</b>	<b>254</b>	661	254
538.imagick_r	96	400	597	401	595	<b>401</b>	<b>596</b>	96	<b>399</b>	<b>599</b>	398	600	400	596
544.nab_r	96	382	423	382	423	<b>382</b>	<b>423</b>	96	451	358	<b>452</b>	<b>357</b>	454	356
549.fotonik3d_r	96	2385	157	2388	157	<b>2386</b>	<b>157</b>	96	2388	157	<b>2387</b>	<b>157</b>	2384	157
554.roms_r	96	<b>1648</b>	<b>92.6</b>	1651	92.4	1643	92.8	96	<b>1634</b>	<b>93.3</b>	1625	93.9	1634	93.3

**SPECrate®2017\_fp\_base = 222**

**SPECrate®2017\_fp\_peak = 223**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The taskset mechanism was used to bind copies to processors. The config file option 'submit' was used to generate taskset commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:

LD\_LIBRARY\_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.4

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

sync; echo 3> /proc/sys/vm/drop\_caches

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8160,  
2.10 GHz)

SPECrate®2017\_fp\_base = 222

SPECrate®2017\_fp\_peak = 223

CPU2017 License: 9019

Test Date: May-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## General Notes (Continued)

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

## Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Enabled

CPU performance set to Enterprise

Power Performance Tuning set to OS Controls

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f

running on linux-qc7k Wed May 9 01:26:12 2018

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Platinum 8160 CPU @ 2.10GHz
        2 "physical id"s (chips)
        96 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following
    excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
        cpu cores : 24
        siblings : 48
    physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29
    physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29
```

From lscpu:

Architecture:	x86_64
CPU op-mode(s):	32-bit, 64-bit
Byte Order:	Little Endian
CPU(s):	96
On-line CPU(s) list:	0-95
Thread(s) per core:	2
Core(s) per socket:	24
Socket(s):	2
NUMA node(s):	4
Vendor ID:	GenuineIntel
CPU family:	6
Model:	85
Model name:	Intel(R) Xeon(R) Platinum 8160 CPU @ 2.10GHz

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8160,  
2.10 GHz)

**SPECrate®2017\_fp\_base = 222**

**SPECrate®2017\_fp\_peak = 223**

**CPU2017 License:** 9019

**Test Date:** May-2018

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Mar-2018

## Platform Notes (Continued)

```

Stepping: 4
CPU MHz: 2822.428
CPU max MHz: 3700.0000
CPU min MHz: 1000.0000
BogoMIPS: 4199.99
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 33792K
NUMA node0 CPU(s): 0-2,6-8,12-14,18-20,48-50,54-56,60-62,66-68
NUMA node1 CPU(s): 3-5,9-11,15-17,21-23,51-53,57-59,63-65,69-71
NUMA node2 CPU(s): 24-26,30-32,36-38,42-44,72-74,78-80,84-86,90-92
NUMA node3 CPU(s): 27-29,33-35,39-41,45-47,75-77,81-83,87-89,93-95
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmpfperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single pln pts
dtherm hwp hwp_act_window hwp_epp hwp_pkq_req intel_pt spec_ctrl kaiser tpr_shadow
vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid
rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw
avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

```

```
/proc/cpuinfo cache data
cache size : 33792 KB
```

From numactl --hardware    WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 4 nodes (0-3)
node 0 cpus: 0 1 2 6 7 8 12 13 14 18 19 20 48 49 50 54 55 56 60 61 62 66 67 68
node 0 size: 95320 MB
node 0 free: 95138 MB
node 1 cpus: 3 4 5 9 10 11 15 16 17 21 22 23 51 52 53 57 58 59 63 64 65 69 70 71
node 1 size: 96753 MB
node 1 free: 96482 MB
node 2 cpus: 24 25 26 30 31 32 36 37 38 42 43 44 72 73 74 78 79 80 84 85 86 90 91 92
node 2 size: 96753 MB
node 2 free: 96278 MB
node 3 cpus: 27 28 29 33 34 35 39 40 41 45 46 47 75 76 77 81 82 83 87 88 89 93 94 95
node 3 size: 96750 MB
node 3 free: 96434 MB
node distances:
node 0 1 2 3
 0: 10 11 21 21
 1: 11 10 21 21

```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8160,  
2.10 GHz)

SPECrate®2017\_fp\_base = 222

SPECrate®2017\_fp\_peak = 223

CPU2017 License: 9019

Test Date: May-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Platform Notes (Continued)

```
2: 21 21 10 11  
3: 21 21 11 10
```

```
From /proc/meminfo  
MemTotal: 394831704 kB  
HugePages_Total: 0  
Hugepagesize: 2048 kB
```

```
From /etc/*release* /etc/*version*  
SuSE-release:  
  SUSE Linux Enterprise Server 12 (x86_64)  
  VERSION = 12  
  PATCHLEVEL = 2  
  # This file is deprecated and will be removed in a future service pack or release.  
  # Please check /etc/os-release for details about this release.  
os-release:  
  NAME="SLES"  
  VERSION="12-SP2"  
  VERSION_ID="12.2"  
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"  
  ID="sles"  
  ANSI_COLOR="0;32"  
  CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

```
uname -a:  
Linux linux-qc7k 4.4.103-92.56-default #1 SMP Wed Dec 27 16:24:31 UTC 2017 (2fd2155)  
x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Jan 28 16:54
```

```
SPEC is set to: /home/cpu2017  
Filesystem      Type  Size  Used Avail Use% Mounted on  
/dev/sdal      xfs   224G  108G  116G  49%  /
```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.3c.0.0307181316 03/07/2018

Memory:

24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666

(End of data from sysinfo program)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8160,  
2.10 GHz)

SPECRate®2017\_fp\_base = 222

SPECRate®2017\_fp\_peak = 223

CPU2017 License: 9019

Test Date: May-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Compiler Version Notes

=====

C | 519.lbm\_r(base, peak) 538.imagick\_r(base, peak)  
| 544.nab\_r(base, peak)

=====

-----  
icc (ICC) 18.0.2 20180210  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

-----

=====

C++ | 508.namd\_r(base, peak) 510.parest\_r(base, peak)

=====

-----  
icpc (ICC) 18.0.2 20180210  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

-----

=====

C++, C | 511.povray\_r(base, peak) 526.blender\_r(base, peak)

=====

-----  
icpc (ICC) 18.0.2 20180210  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
icc (ICC) 18.0.2 20180210  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

-----

=====

C++, C, Fortran | 507.cactusBSSN\_r(base, peak)

=====

-----  
icpc (ICC) 18.0.2 20180210  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

-----  
icc (ICC) 18.0.2 20180210  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

-----  
ifort (IFORT) 18.0.2 20180210  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

-----

=====

Fortran | 503.bwaves\_r(base, peak) 549.fotonik3d\_r(base, peak)  
| 554.roms\_r(base, peak)

=====

-----  
ifort (IFORT) 18.0.2 20180210  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

-----

=====

Fortran, C | 521.wrf\_r(base, peak) 527.cam4\_r(base, peak)

=====

-----  
ifort (IFORT) 18.0.2 20180210

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8160,  
2.10 GHz)

**SPECrate®2017\_fp\_base = 222**

**SPECrate®2017\_fp\_peak = 223**

**CPU2017 License:** 9019

**Test Date:** May-2018

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Mar-2018

## Compiler Version Notes (Continued)

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

icc (ICC) 18.0.2 20180210

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

---

## Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:

icpc -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:

icpc -m64 icc -m64 -std=c11 ifort -m64

## Base Portability Flags

503.bwaves\_r: -DSPEC\_LP64  
507.cactuBSSN\_r: -DSPEC\_LP64  
508.namd\_r: -DSPEC\_LP64  
510.parest\_r: -DSPEC\_LP64  
511.povray\_r: -DSPEC\_LP64  
519.lbm\_r: -DSPEC\_LP64  
521.wrf\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG -convert big\_endian  
526.blender\_r: -DSPEC\_LP64 -DSPEC\_LINUX -funsigned-char  
527.cam4\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG  
538.imagick\_r: -DSPEC\_LP64  
544.nab\_r: -DSPEC\_LP64  
549.fotonik3d\_r: -DSPEC\_LP64  
554.roms\_r: -DSPEC\_LP64



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8160,  
2.10 GHz)

SPECrate®2017\_fp\_base = 222

SPECrate®2017\_fp\_peak = 223

CPU2017 License: 9019

Test Date: May-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Base Optimization Flags

C benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

C++ benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

Fortran benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

Benchmarks using both C and C++:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

## Peak Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:

```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8160,  
2.10 GHz)

SPECCrate®2017\_fp\_base = 222

SPECCrate®2017\_fp\_peak = 223

CPU2017 License: 9019

Test Date: May-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

```
519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

```
538.imagick_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3
```

544.nab\_r: Same as 519.lbm\_r

C++ benchmarks:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

Fortran benchmarks:

```
503.bwaves_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3  
-nostandard-realloc-lhs -align array32byte
```

549.fotonik3d\_r: Same as 503.bwaves\_r

```
554.roms_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs  
-align array32byte
```

Benchmarks using both Fortran and C:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

Benchmarks using both C and C++:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8160,  
2.10 GHz)

SPECrate®2017\_fp\_base = 222

SPECrate®2017\_fp\_peak = 223

CPU2017 License: 9019

Test Date: May-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Peak Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2018-06-13.html>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2018-06-13.xml>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.0.2 on 2018-05-09 01:26:11-0400.

Report generated on 2019-12-13 18:12:43 by CPU2017 PDF formatter v6255.

Originally published on 2018-06-13.