



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6142M, 2.60 GHz)

SPECspeed®2017\_int\_base = 8.86

SPECspeed®2017\_int\_peak = 9.10

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: May-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018



### Hardware

CPU Name: Intel Xeon Gold 6142M  
 Max MHz: 3700  
 Nominal: 2600  
 Enabled: 32 cores, 2 chips  
 Orderable: 1,2 Chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 22 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)  
 Storage: 1 x 1 TB SAS HDD, 7.2K RPM  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86\_64) 4.4.103-92.56-default  
 Compiler: C/C++: Version 18.0.2.199 of Intel C/C++ Compiler for Linux;  
 Fortran: Version 18.0.2.199 of Intel Fortran Compiler for Linux  
 Parallel: Yes  
 Firmware: Version 3.2.3c released Mar-2018  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 32/64-bit  
 Other: jemalloc: jemalloc memory allocator library V5.0.1;  
 Power Management: --



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6142M, 2.60 GHz)

SPECspeed®2017\_int\_base = 8.86

SPECspeed®2017\_int\_peak = 9.10

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** May-2018  
**Hardware Availability:** Aug-2017  
**Software Availability:** Mar-2018

## Results Table

Benchmark	Base						Peak							
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
600.perlbench_s	32	<b>283</b>	<b>6.27</b>	284	6.26	282	6.29	32	239	7.43	239	7.41	<b>239</b>	<b>7.42</b>
602.gcc_s	32	422	9.43	425	9.38	<b>424</b>	<b>9.39</b>	32	<b>412</b>	<b>9.66</b>	412	9.66	412	9.66
605.mcf_s	32	425	11.1	<b>424</b>	<b>11.1</b>	424	11.1	32	423	11.2	<b>422</b>	<b>11.2</b>	420	11.2
620.omnetpp_s	32	256	6.36	<b>258</b>	<b>6.33</b>	269	6.06	32	267	6.12	257	6.34	<b>257</b>	<b>6.34</b>
623.xalancbmk_s	32	150	9.43	<b>149</b>	<b>9.53</b>	148	9.56	32	140	10.1	<b>140</b>	<b>10.1</b>	139	10.2
625.x264_s	32	<b>153</b>	<b>11.5</b>	153	11.6	153	11.5	32	<b>153</b>	<b>11.5</b>	153	11.5	153	11.5
631.deepsjeng_s	32	<b>279</b>	<b>5.13</b>	279	5.13	280	5.13	32	282	5.08	282	5.08	<b>282</b>	<b>5.08</b>
641.leela_s	32	<b>390</b>	<b>4.37</b>	390	4.37	390	4.37	32	<b>389</b>	<b>4.38</b>	389	4.38	389	4.38
648.exchange2_s	32	221	13.3	<b>222</b>	<b>13.2</b>	222	13.2	32	223	13.2	222	13.3	<b>222</b>	<b>13.3</b>
657.xz_s	32	279	22.2	281	22.0	<b>281</b>	<b>22.0</b>	32	278	22.2	<b>278</b>	<b>22.2</b>	276	22.4

SPECspeed®2017\_int\_base = **8.86**

SPECspeed®2017\_int\_peak = **9.10**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:

KMP\_AFFINITY = "granularity=fine,scatter"

LD\_LIBRARY\_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"

OMP\_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM

memory using Redhat Enterprise Linux 7.4

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc: configured and built at default for

32bit (i686) and 64bit (x86\_64) targets;

jemalloc: built with the RedHat Enterprise 7.4,

and the system compiler gcc 4.8.5;

jemalloc: sources available from jemalloc.net or

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6142M, 2.60 GHz)

SPECspeed®2017\_int\_base = 8.86

SPECspeed®2017\_int\_peak = 9.10

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** May-2018  
**Hardware Availability:** Aug-2017  
**Software Availability:** Mar-2018

### General Notes (Continued)

<https://github.com/jemalloc/jemalloc/releases>

### Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Disabled  
CPU performance set to Enterprise  
Power Performance Tuning set to OS Controls  
SNC set to Disabled  
Patrol Scrub set to Disabled  
Sysinfo program /home/cpu2017/bin/sysinfo  
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f  
running on linux-uezu Tue May 29 02:31:44 2018

SUT (System Under Test) info as seen by some common utilities.  
For more information on this section, see  
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo  
model name : Intel(R) Xeon(R) Gold 6142M CPU @ 2.60GHz  
2 "physical id"s (chips)  
32 "processors"  
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)  
cpu cores : 16  
siblings : 16  
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15  
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

From lscpu:  
Architecture: x86\_64  
CPU op-mode(s): 32-bit, 64-bit  
Byte Order: Little Endian  
CPU(s): 32  
On-line CPU(s) list: 0-31  
Thread(s) per core: 1  
Core(s) per socket: 16  
Socket(s): 2  
NUMA node(s): 2  
Vendor ID: GenuineIntel  
CPU family: 6  
Model: 85  
Model name: Intel(R) Xeon(R) Gold 6142M CPU @ 2.60GHz  
Stepping: 4  
CPU MHz: 2612.222  
CPU max MHz: 3700.0000

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6142M, 2.60 GHz)

SPECspeed®2017\_int\_base = 8.86

SPECspeed®2017\_int\_peak = 9.10

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** May-2018  
**Hardware Availability:** Aug-2017  
**Software Availability:** Mar-2018

### Platform Notes (Continued)

```

CPU min MHz:          1000.0000
BogoMIPS:             5199.97
Virtualization:       VT-x
L1d cache:            32K
L1i cache:            32K
L2 cache:             1024K
L3 cache:             22528K
NUMA node0 CPU(s):   0-15
NUMA node1 CPU(s):   16-31
Flags:                fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmpperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single pln pts
dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt spec_ctrl kaiser tpr_shadow
vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid
rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw
avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

```

```

/proc/cpuinfo cache data
cache size : 22528 KB

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
node 0 size: 192074 MB
node 0 free: 191782 MB
node 1 cpus: 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
node 1 size: 193504 MB
node 1 free: 193061 MB
node distances:
node  0  1
 0:  10  21
 1:  21  10

```

```

From /proc/meminfo
MemTotal:          394832488 kB
HugePages_Total:    0
Hugepagesize:       2048 kB

```

```

From /etc/*release* /etc/*version*
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2

```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6142M, 2.60 GHz)

SPECspeed®2017\_int\_base = 8.86

SPECspeed®2017\_int\_peak = 9.10

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: May-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

### Platform Notes (Continued)

# This file is deprecated and will be removed in a future service pack or release.  
# Please check /etc/os-release for details about this release.

os-release:

```
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

uname -a:

```
Linux linux-uezu 4.4.103-92.56-default #1 SMP Wed Dec 27 16:24:31 UTC 2017 (2fd2155)
x86_64 x86_64 x86_64 GNU/Linux
```

run-level 3 Jan 4 01:35

SPEC is set to: /home/cpu2017

```
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdal        xfs   894G  105G  790G  12% /
```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.3c.0.0307181316 03/07/2018

Memory:

24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666

(End of data from sysinfo program)

### Compiler Version Notes

```
=====  
C          | 600.perlbench_s(base, peak) 602.gcc_s(base, peak) 605.mcf_s(base,  
          | peak) 625.x264_s(base, peak) 657.xz_s(base, peak)  
=====
```

icc (ICC) 18.0.2 20180210

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

```
=====  
C++       | 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak)  
          | 631.deepsjeng_s(base, peak) 641.leela_s(base, peak)  
=====
```

icpc (ICC) 18.0.2 20180210

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6142M, 2.60 GHz)

SPECspeed®2017\_int\_base = 8.86

SPECspeed®2017\_int\_peak = 9.10

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** May-2018

**Hardware Availability:** Aug-2017

**Software Availability:** Mar-2018

## Compiler Version Notes (Continued)

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

-----  
Fortran | 648.exchange2\_s(base, peak)

-----  
ifort (IFORT) 18.0.2 20180210

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
-----

## Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

## Base Portability Flags

600.perlbench\_s: -DSPEC\_LP64 -DSPEC\_LINUX\_X64

602.gcc\_s: -DSPEC\_LP64

605.mcf\_s: -DSPEC\_LP64

620.omnetpp\_s: -DSPEC\_LP64

623.xalancbmk\_s: -DSPEC\_LP64 -DSPEC\_LINUX

625.x264\_s: -DSPEC\_LP64

631.deepsjeng\_s: -DSPEC\_LP64

641.leela\_s: -DSPEC\_LP64

648.exchange2\_s: -DSPEC\_LP64

657.xz\_s: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div

-qopt-mem-layout-trans=3 -qopenmp -DSPEC\_OPENMP

-L/home/cpu2017/je5.0.1-64/ -ljemalloc

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6142M,  
2.60 GHz)

SPECspeed®2017\_int\_base = 8.86

SPECspeed®2017\_int\_peak = 9.10

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** May-2018

**Hardware Availability:** Aug-2017

**Software Availability:** Mar-2018

## Base Optimization Flags (Continued)

C++ benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc
```

Fortran benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte  
-L/home/cpu2017/je5.0.1-64/ -ljemalloc
```

## Peak Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks (except as noted below):

```
icpc -m64
```

```
623.xalancbmk_s: icpc -m32 -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32
```

Fortran benchmarks:

```
ifort -m64
```

## Peak Portability Flags

```
600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64  
602.gcc_s: -DSPEC_LP64  
605.mcf_s: -DSPEC_LP64  
620.omnetpp_s: -DSPEC_LP64  
623.xalancbmk_s: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX  
625.x264_s: -DSPEC_LP64  
631.deepsjeng_s: -DSPEC_LP64  
641.leela_s: -DSPEC_LP64  
648.exchange2_s: -DSPEC_LP64  
657.xz_s: -DSPEC_LP64
```

## Peak Optimization Flags

C benchmarks:

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6142M,  
2.60 GHz)

SPECspeed®2017\_int\_base = 8.86

SPECspeed®2017\_int\_peak = 9.10

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** May-2018

**Hardware Availability:** Aug-2017

**Software Availability:** Mar-2018

## Peak Optimization Flags (Continued)

600.perlbench\_s: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2  
-xCORE-AVX512 -qopt-mem-layout-trans=3 -ipo -O3  
-no-prec-div -DSPEC\_SUPPRESS\_OPENMP -qopenmp  
-DSPEC\_OPENMP -fno-strict-overflow  
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

602.gcc\_s: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2  
-xCORE-AVX512 -qopt-mem-layout-trans=3 -ipo -O3  
-no-prec-div -DSPEC\_SUPPRESS\_OPENMP -qopenmp  
-DSPEC\_OPENMP -L/home/cpu2017/je5.0.1-64/ -ljemalloc

605.mcf\_s: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3  
-DSPEC\_SUPPRESS\_OPENMP -qopenmp -DSPEC\_OPENMP  
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

625.x264\_s: -w1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -qopenmp -DSPEC\_OPENMP  
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

657.xz\_s: Same as 602.gcc\_s

C++ benchmarks:

620.omnetpp\_s: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3  
-DSPEC\_SUPPRESS\_OPENMP -qopenmp -DSPEC\_OPENMP  
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

623.xalancbmk\_s: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3  
-DSPEC\_SUPPRESS\_OPENMP -qopenmp -DSPEC\_OPENMP  
-L/home/cpu2017/je5.0.1-32/ -ljemalloc

631.deepsjeng\_s: Same as 620.omnetpp\_s

641.leela\_s: Same as 620.omnetpp\_s

Fortran benchmarks:

-w1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte  
-L/home/cpu2017/je5.0.1-64/ -ljemalloc





# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6142M, 2.60 GHz)

SPECspeed®2017\_int\_base = 8.86

SPECspeed®2017\_int\_peak = 9.10

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** May-2018

**Hardware Availability:** Aug-2017

**Software Availability:** Mar-2018

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2018-06-13.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2018-06-13.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.0.2 on 2018-05-29 02:31:44-0400.

Report generated on 2019-12-13 18:56:37 by CPU2017 PDF formatter v6255.

Originally published on 2018-06-26.