



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8176M, 2.10 GHz)

**SPECrate®2017\_fp\_base = 237**

**SPECrate®2017\_fp\_peak = 239**

CPU2017 License: 9019


**Test Date:** May-2018

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Mar-2018



— SPECrate®2017\_fp\_base (237)  
- - - - - SPECrate®2017\_fp\_peak (239)

### Hardware

CPU Name: Intel Xeon Platinum 8176M  
 Max MHz: 3800  
 Nominal: 2100  
 Enabled: 56 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 Chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 38.5 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)  
 Storage: 1 x 240 GB M.2 SATA SSD  
 Other: None

### OS:

SUSE Linux Enterprise Server 12 SP2 (x86\_64)  
 4.4.103-92.56-default

### Compiler:

C/C++: Version 18.0.2.199 of Intel C/C++ Compiler for Linux;  
 Fortran: Version 18.0.2.199 of Intel Fortran Compiler for Linux

### Parallel:

No

### Firmware:

Version 3.2.3c released Mar-2018

### File System:

xfs

### System State:

Run level 3 (multi-user)

### Base Pointers:

64-bit

### Peak Pointers:

64-bit

### Other:

None

### Power Management:

--



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8176M, 2.10 GHz)

**SPECrate®2017\_fp\_base = 237**

**SPECrate®2017\_fp\_peak = 239**

CPU2017 License: 9019

Test Date: May-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	112	<b>2336</b>	<b>481</b>	2336	481	2337	481	112	2334	481	2336	481	<b>2335</b>	<b>481</b>
507.cactuBSSN_r	112	<b>635</b>	<b>223</b>	635	223	635	223	112	638	222	<b>640</b>	<b>222</b>	640	222
508.namd_r	112	535	199	<b>538</b>	<b>198</b>	541	197	112	<b>533</b>	<b>200</b>	533	200	532	200
510.parest_r	112	2468	119	2490	118	<b>2470</b>	<b>119</b>	112	2469	119	2472	119	<b>2471</b>	<b>119</b>
511.povray_r	112	847	309	<b>848</b>	<b>308</b>	849	308	112	<b>710</b>	<b>368</b>	710	368	709	369
519.lbm_r	112	1003	118	<b>1001</b>	<b>118</b>	1001	118	112	991	119	<b>991</b>	<b>119</b>	992	119
521.wrf_r	112	1150	218	<b>1151</b>	<b>218</b>	1151	218	112	<b>1147</b>	<b>219</b>	1146	219	1150	218
526.blender_r	112	<b>580</b>	<b>294</b>	580	294	580	294	112	<b>575</b>	<b>297</b>	<b>575</b>	<b>297</b>	576	296
527.cam4_r	112	716	274	718	273	<b>716</b>	<b>274</b>	112	<b>709</b>	<b>276</b>	707	277	710	276
538.imagick_r	112	417	668	417	668	<b>417</b>	<b>668</b>	112	417	669	<b>417</b>	<b>668</b>	418	667
544.nab_r	112	393	480	<b>393</b>	<b>480</b>	392	481	112	458	411	464	406	<b>461</b>	<b>409</b>
549.fotonik3d_r	112	<b>2757</b>	<b>158</b>	2772	157	2753	159	112	2757	158	2752	159	<b>2757</b>	<b>158</b>
554.roms_r	112	1899	93.7	<b>1898</b>	<b>93.8</b>	1883	94.5	112	<b>1876</b>	<b>94.9</b>	1876	94.9	1884	94.5

**SPECrate®2017\_fp\_base = 237**

**SPECrate®2017\_fp\_peak = 239**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The taskset mechanism was used to bind copies to processors. The config file option 'submit' was used to generate taskset commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"
```

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.4

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8176M, 2.10 GHz)

**SPECrate®2017\_fp\_base = 237**

**SPECrate®2017\_fp\_peak = 239**

**CPU2017 License:** 9019

**Test Date:** May-2018

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Mar-2018

## General Notes (Continued)

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

## Platform Notes

### BIOS Settings:

Intel HyperThreading Technology set to Enabled

CPU performance set to Enterprise

Power Performance Tuning set to OS Controls

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f

running on linux-qc7k Fri May 25 20:37:16 2018

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Platinum 8176M CPU @ 2.10GHz
  2 "physical id"s (chips)
    112 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 28
  siblings   : 56
  physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27
  28 29 30
  physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27
  28 29 30
```

From lscpu:

```
Architecture:           x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
CPU(s):                112
On-line CPU(s) list:  0-111
Thread(s) per core:   2
Core(s) per socket:   28
Socket(s):             2
NUMA node(s):          4
Vendor ID:             GenuineIntel
CPU family:            6
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8176M, 2.10 GHz)

SPECrate®2017\_fp\_base = 237

SPECrate®2017\_fp\_peak = 239

CPU2017 License: 9019

Test Date: May-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Platform Notes (Continued)

Model: 85  
Model name: Intel(R) Xeon(R) Platinum 8176M CPU @ 2.10GHz  
Stepping: 4  
CPU MHz: 1140.447  
CPU max MHz: 3800.0000  
CPU min MHz: 1000.0000  
BogoMIPS: 4200.00  
Virtualization: VT-x  
L1d cache: 32K  
L1i cache: 32K  
L2 cache: 1024K  
L3 cache: 39424K  
NUMA node0 CPU(s): 0-3,7-9,14-17,21-23,56-59,63-65,70-73,77-79  
NUMA node1 CPU(s): 4-6,10-13,18-20,24-27,60-62,66-69,74-76,80-83  
NUMA node2 CPU(s): 28-31,35-37,42-45,49-51,84-87,91-93,98-101,105-107  
NUMA node3 CPU(s): 32-34,38-41,46-48,52-55,88-90,94-97,102-104,108-111  
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtopology nonstop\_tsc aperfmpfperf eagerfpu pni pclmulqdq dtes64 monitor ds\_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch ida arat epb invpcid\_single pln pts dtherm hwp hwp\_act\_window hwp\_epp hwp\_pkg\_req intel\_pt spec\_ctrl kaiser tpr\_shadow vnmi flexpriority ept vpid fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xgetbv1 cqm\_llc cqm\_occup\_llc

/proc/cpuinfo cache data  
cache size : 39424 KB

From numactl --hardware   WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 4 nodes (0-3)  
node 0 cpus: 0 1 2 3 7 8 9 14 15 16 17 21 22 23 56 57 58 59 63 64 65 70 71 72 73 77 78 79  
node 0 size: 95320 MB  
node 0 free: 95081 MB  
node 1 cpus: 4 5 6 10 11 12 13 18 19 20 24 25 26 27 60 61 62 66 67 68 69 74 75 76 80 81 82 83  
node 1 size: 96753 MB  
node 1 free: 96574 MB  
node 2 cpus: 28 29 30 31 35 36 37 42 43 44 45 49 50 51 84 85 86 87 91 92 93 98 99 100 101 105 106 107  
node 2 size: 96753 MB  
node 2 free: 96548 MB  
node 3 cpus: 32 33 34 38 39 40 41 46 47 48 52 53 54 55 88 89 90 94 95 96 97 102 103 104 108 109 110 111

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8176M, 2.10 GHz)

SPECrate®2017\_fp\_base = 237

SPECrate®2017\_fp\_peak = 239

CPU2017 License: 9019

Test Date: May-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Platform Notes (Continued)

```
node 3 size: 96750 MB
node 3 free: 96466 MB
node distances:
node   0   1   2   3
 0: 10 11 21 21
 1: 11 10 21 21
 2: 21 21 10 11
 3: 21 21 11 10

From /proc/meminfo
MemTotal:      394831632 kB
HugePages_Total:      0
Hugepagesize:     2048 kB

From /etc/*release* /etc/*version*
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 2
  # This file is deprecated and will be removed in a future service pack or release.
  # Please check /etc/os-release for details about this release.
os-release:
  NAME="SLES"
  VERSION="12-SP2"
  VERSION_ID="12.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
  ID="sles"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
Linux linux-qc7k 4.4.103-92.56-default #1 SMP Wed Dec 27 16:24:31 UTC 2017 (2fd2155)
x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Dec 31 19:27

SPEC is set to: /home/cpu2017
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdal      xfs   224G   64G  160G  29%  /

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
BIOS Cisco Systems, Inc. B200M5.3.2.3c.0.0307181316 03/07/2018
Memory:
 24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8176M, 2.10 GHz)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

SPECrate®2017\_fp\_base = 237

SPECrate®2017\_fp\_peak = 239

Test Date: May-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

## Platform Notes (Continued)

(End of data from sysinfo program)

### Compiler Version Notes

```
=====
C           | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
           | 544.nab_r(base, peak)
=====
```

```
=====
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
=====
```

```
=====
C++          | 508.namd_r(base, peak) 510.parest_r(base, peak)
=====
```

```
=====
icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
=====
```

```
=====
C++, C       | 511.povray_r(base, peak) 526.blender_r(base, peak)
=====
```

```
=====
icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
=====
```

```
=====
C++, C, Fortran | 507.cactusBSSN_r(base, peak)
=====
```

```
=====
icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
=====
```

```
=====
Fortran      | 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak)
           | 554.roms_r(base, peak)
=====
```

```
=====
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
=====
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8176M, 2.10 GHz)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

SPECrate®2017\_fp\_base = 237

SPECrate®2017\_fp\_peak = 239

Test Date: May-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

## Compiler Version Notes (Continued)

```
=====
Fortran, C      | 521.wrf_r(base, peak) 527.cam4_r(base, peak)
=====
```

```
ifort (IFORT) 18.0.2 20180210
```

```
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
```

```
icc (ICC) 18.0.2 20180210
```

```
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
```

## Base Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:

```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

## Base Portability Flags

```
503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8176M, 2.10 GHz)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

SPECrate®2017\_fp\_base = 237

SPECrate®2017\_fp\_peak = 239

Test Date: May-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

## Base Portability Flags (Continued)

544.nab\_r: -DSPEC\_LP64

549.fotonik3d\_r: -DSPEC\_LP64

554.roms\_r: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

C++ benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

Fortran benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

Benchmarks using both C and C++:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

## Peak Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8176M, 2.10 GHz)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

SPECrate®2017\_fp\_base = 237

SPECrate®2017\_fp\_peak = 239

Test Date: May-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

## Peak Compiler Invocation (Continued)

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:

```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

```
519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

```
538.imagick_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3
```

544.nab\_r: Same as 519.lbm\_r

C++ benchmarks:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

Fortran benchmarks:

```
503.bwaves_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3  
-nostandard-realloc-lhs -align array32byte
```

549.fotonik3d\_r: Same as 503.bwaves\_r

```
554.roms_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8176M, 2.10 GHz)

SPECrate®2017\_fp\_base = 237

SPECrate®2017\_fp\_peak = 239

CPU2017 License: 9019

Test Date: May-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Peak Optimization Flags (Continued)

554.roms\_r (continued):

-align array32byte

Benchmarks using both Fortran and C:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

Benchmarks using both C and C++:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

Benchmarks using Fortran, C, and C++:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2018-06-13.html>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2018-06-13.xml>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.0.2 on 2018-05-25 20:37:16-0400.

Report generated on 2019-12-13 18:57:50 by CPU2017 PDF formatter v6255.

Originally published on 2018-06-26.