



# SPEC® CPU2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Hewlett Packard Enterprise

(Test Sponsor: HPE)

### ProLiant DL560 Gen10

(2.30 GHz, Intel Xeon Gold 5218)

SPECspeed2017\_fp\_base = 159

SPECspeed2017\_fp\_peak = Not Run

CPU2017 License: 3


Test Sponsor: HPE

Tested by: HPE

Test Date: Apr-2019

Hardware Availability: Apr-2019

Software Availability: Feb-2019



### Hardware

CPU Name: Intel Xeon Gold 5218  
 Max MHz.: 3900  
 Nominal: 2300  
 Enabled: 64 cores, 4 chips  
 Orderable: 1, 2, 4 chip(s)  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 22 MB I+D on chip per chip  
 Other: None  
 Memory: 1536 GB (48 x 32 GB 2Rx4 PC4-2666V-R)  
 Storage: 1 x 400 GB SAS SSD, RAID 0  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 15 (x86\_64)  
 Kernel 4.12.14-23-default  
 Compiler: C/C++: Version 19.0.2.187 of Intel C/C++  
 Compiler Build 20190117 for Linux;  
 Fortran: Version 19.0.2.187 of Intel Fortran  
 Compiler Build 20190117 for Linux  
 Parallel: Yes  
 Firmware: HPE BIOS Version U34 02/02/2019 released Apr-2019  
 File System: btrfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: Not Applicable  
 Other: None



# SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

ProLiant DL560 Gen10

(2.30 GHz, Intel Xeon Gold 5218)

SPECspeed2017\_fp\_base = 159

SPECspeed2017\_fp\_peak = Not Run

CPU2017 License: 3  
Test Sponsor: HPE  
Tested by: HPE

Test Date: Apr-2019  
Hardware Availability: Apr-2019  
Software Availability: Feb-2019

## Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	64	69.5	848	<b><u>69.5</u></b>	<b><u>849</u></b>	69.4	851							
607.cactuBSSN_s	64	<b><u>103</u></b>	<b><u>162</u></b>	103	163	103	162							
619.lbm_s	64	36.1	145	38.6	136	<b><u>36.9</u></b>	<b><u>142</u></b>							
621.wrf_s	64	108	123	<b><u>108</u></b>	<b><u>123</u></b>	107	123							
627.cam4_s	64	79.0	112	78.7	113	<b><u>78.9</u></b>	<b><u>112</u></b>							
628.pop2_s	64	257	46.1	251	47.4	<b><u>255</u></b>	<b><u>46.5</u></b>							
638.imagick_s	64	85.6	169	92.3	156	<b><u>85.9</u></b>	<b><u>168</u></b>							
644.nab_s	64	<b><u>58.9</u></b>	<b><u>296</u></b>	59.1	296	58.7	297							
649.fotonik3d_s	64	86.7	105	83.1	110	<b><u>86.3</u></b>	<b><u>106</u></b>							
654.roms_s	64	100	158	104	152	<b><u>101</u></b>	<b><u>156</u></b>							

SPECspeed2017\_fp\_base = 159

SPECspeed2017\_fp\_peak = Not Run

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:  
sync; echo 3> /proc/sys/vm/drop\_caches

## General Notes

Environment variables set by runcpu before the start of the run:  
KMP\_AFFINITY = "granularity=core,compact"  
LD\_LIBRARY\_PATH = "/home/cpu2017\_u2/lib/ia32:/home/cpu2017\_u2/lib/intel64"  
OMP\_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

## Platform Notes

BIOS Configuration:  
Hyper-Threading set to Disabled  
Thermal Configuration set to Maximum Cooling

(Continued on next page)



# SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL560 Gen10**

(2.30 GHz, Intel Xeon Gold 5218)

SPECspeed2017\_fp\_base = 159

SPECspeed2017\_fp\_peak = Not Run

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Tested by:** HPE

**Test Date:** Apr-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** Feb-2019

## Platform Notes (Continued)

Memory Patrol Scrubbing set to Disabled  
LLC Prefetch set to Enabled  
LLC Dead Line Allocation set to Disabled  
Enhanced Processor Performance set to Enabled  
Workload Profile set to General Peak Frequency Compute  
Energy/Performance Bias set to Balanced Power  
Workload Profile set to Custom  
Numa Group Size Optimization set to Flat  
Advanced Memory Protection set to Advanced ECC  
Sysinfo program /home/cpu2017\_u2/bin/sysinfo  
Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9  
running on linux-x86 Tue Apr 9 10:44:31 2019

SUT (System Under Test) info as seen by some common utilities.  
For more information on this section, see  
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo  
model name : Intel(R) Xeon(R) Gold 5218 CPU @ 2.30GHz  
4 "physical id"s (chips)  
64 "processors"  
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)  
cpu cores : 16  
siblings : 16  
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15  
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15  
physical 2: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15  
physical 3: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

From lscpu:  
Architecture: x86\_64  
CPU op-mode(s): 32-bit, 64-bit  
Byte Order: Little Endian  
CPU(s): 64  
On-line CPU(s) list: 0-63  
Thread(s) per core: 1  
Core(s) per socket: 16  
Socket(s): 4  
NUMA node(s): 4  
Vendor ID: GenuineIntel  
CPU family: 6  
Model: 85  
Model name: Intel(R) Xeon(R) Gold 5218 CPU @ 2.30GHz  
Stepping: 6  
CPU MHz: 2300.000  
BogoMIPS: 4600.00

(Continued on next page)



# SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL560 Gen10**

(2.30 GHz, Intel Xeon Gold 5218)

SPECspeed2017\_fp\_base = 159

SPECspeed2017\_fp\_peak = Not Run

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Tested by:** HPE

**Test Date:** Apr-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** Feb-2019

## Platform Notes (Continued)

```

Virtualization:      VT-x
L1d cache:          32K
L1i cache:          32K
L2 cache:           1024K
L3 cache:           22528K
NUMA node0 CPU(s): 0-15
NUMA node1 CPU(s): 16-31
NUMA node2 CPU(s): 32-47
NUMA node3 CPU(s): 48-63
Flags:              fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
epb cat_l3 cdp_l3 invpcid_single intel_ppin mba tpr_shadow vnmi flexpriority ept
vpid fsgsbase tsc_adjust bml hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a
avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local
ibpb ibrs stibp dtherm ida arat pln pts pku ospke avx512_vnni arch_capabilities ssbd

```

```

/proc/cpuinfo cache data
cache size : 22528 KB

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
node 0 size: 386625 MB
node 0 free: 385974 MB
node 1 cpus: 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
node 1 size: 387068 MB
node 1 free: 386896 MB
node 2 cpus: 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47
node 2 size: 387068 MB
node 2 free: 386907 MB
node 3 cpus: 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63
node 3 size: 387067 MB
node 3 free: 386902 MB
node distances:
node  0  1  2  3
 0:  10  21  21  21
 1:  21  10  21  21
 2:  21  21  10  21
 3:  21  21  21  10

```

From /proc/meminfo

(Continued on next page)



# SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

ProLiant DL560 Gen10

(2.30 GHz, Intel Xeon Gold 5218)

SPECspeed2017\_fp\_base = 159

SPECspeed2017\_fp\_peak = Not Run

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Tested by:** HPE

**Test Date:** Apr-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** Feb-2019

## Platform Notes (Continued)

MemTotal: 1584978632 kB  
HugePages\_Total: 0  
Hugepagesize: 2048 kB

```
/usr/bin/lsb_release -d
SUSE Linux Enterprise Server 15
```

```
From /etc/*release* /etc/*version*
os-release:
NAME="SLES"
VERSION="15"
VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"
```

```
uname -a:
Linux linux-x8dm 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

```
CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation,
IBPB, IBRS_FW
```

```
run-level 3 Apr 9 10:43
```

```
SPEC is set to: /home/cpu2017_u2
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda2 btrfs 371G 139G 231G 38% /home
```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

```
BIOS HPE U34 02/02/2019
Memory:
5x HPE 840758-091 32 GB 2 rank 2666
43x UNKNOWN NOT AVAILABLE 32 GB 2 rank 2666
```

(End of data from sysinfo program)



# SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL560 Gen10**

(2.30 GHz, Intel Xeon Gold 5218)

SPECspeed2017\_fp\_base = 159

SPECspeed2017\_fp\_peak = Not Run

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Tested by:** HPE

**Test Date:** Apr-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** Feb-2019

## Compiler Version Notes

=====  
CC 619.lbm\_s(base) 638.imagick\_s(base) 644.nab\_s(base)  
-----

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

=====  
FC 607.cactuBSSN\_s(base)  
-----

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

=====  
FC 603.bwaves\_s(base) 649.fotonik3d\_s(base) 654.roms\_s(base)  
-----

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

=====  
CC 621.wrf\_s(base) 627.cam4\_s(base) 628.pop2\_s(base)  
-----

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

## Base Compiler Invocation

C benchmarks:  
icc -m64 -std=c11

(Continued on next page)



# SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

ProLiant DL560 Gen10

(2.30 GHz, Intel Xeon Gold 5218)

SPECspeed2017\_fp\_base = 159

SPECspeed2017\_fp\_peak = Not Run

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Apr-2019

**Hardware Availability:** Apr-2019

**Software Availability:** Feb-2019

## Base Compiler Invocation (Continued)

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

## Base Portability Flags

```
603.bwaves_s: -DSPEC_LP64
```

```
607.cactuBSSN_s: -DSPEC_LP64
```

```
619.lbm_s: -DSPEC_LP64
```

```
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
```

```
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
```

```
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
```

```
-assume byterecl
```

```
638.imagick_s: -DSPEC_LP64
```

```
644.nab_s: -DSPEC_LP64
```

```
649.fotonik3d_s: -DSPEC_LP64
```

```
654.roms_s: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
```

```
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
```

Fortran benchmarks:

```
-DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
```

```
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
```

```
-nostandard-realloc-lhs
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
```

```
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
```

```
-nostandard-realloc-lhs
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
```

```
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
```

(Continued on next page)



# SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

ProLiant DL560 Gen10

(2.30 GHz, Intel Xeon Gold 5218)

SPECspeed2017\_fp\_base = 159

SPECspeed2017\_fp\_peak = Not Run

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Apr-2019

**Hardware Availability:** Apr-2019

**Software Availability:** Feb-2019

## Base Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++ (continued):

-nostandard-realloc-lhs

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2019-04-03.html>

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revA.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2019-04-03.xml>

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revA.xml>

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU2017 v1.0.5 on 2019-04-09 01:14:30-0400.

Report generated on 2019-05-03 11:49:55 by CPU2017 PDF formatter v6067.

Originally published on 2019-05-03.