



# SPEC® CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Hewlett Packard Enterprise

(Test Sponsor: HPE)

### Synergy 480 Gen10

(2.20 GHz, Intel Xeon Silver 4214)

SPECrate2017\_fp\_base = 135

SPECrate2017\_fp\_peak = Not Run

CPU2017 License: 3


Test Sponsor: HPE

Tested by: HPE

Test Date: Jul-2019

Hardware Availability: Apr-2019

Software Availability: Feb-2019



### Hardware

CPU Name: Intel Xeon Silver 4214  
 Max MHz.: 3200  
 Nominal: 2200  
 Enabled: 24 cores, 2 chips, 2 threads/core  
 Orderable: 1, 2 chip(s)  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 16.5 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (24 x 16 GB 2Rx8 PC4-2933Y-R, running at 2400)  
 Storage: 1 x 400 GB SAS SSD, RAID 0  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 15 (x86\_64)  
 Kernel 4.12.14-23-default  
 Compiler: C/C++: Version 19.0.2.187 of Intel C/C++ Compiler Build 20190117 for Linux;  
 Fortran: Version 19.0.2.187 of Intel Fortran Compiler Build 20190117 for Linux;  
 Parallel: No  
 Firmware: HPE BIOS Version I42 05/22/2019 released May-2019  
 File System: btrfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: Not Applicable  
 Other: None



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

Synergy 480 Gen10

(2.20 GHz, Intel Xeon Silver 4214)

SPECrate2017\_fp\_base = 135

SPECrate2017\_fp\_peak = Not Run

CPU2017 License: 3  
Test Sponsor: HPE  
Tested by: HPE

Test Date: Jul-2019  
Hardware Availability: Apr-2019  
Software Availability: Feb-2019

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	48	<b><u>1325</u></b>	<b><u>363</u></b>	1326	363	1322	364							
507.cactuBSSN_r	48	<b><u>575</u></b>	<b><u>106</u></b>	575	106	574	106							
508.namd_r	48	503	90.6	507	89.9	<b><u>505</u></b>	<b><u>90.3</u></b>							
510.parest_r	48	<b><u>1629</u></b>	<b><u>77.1</u></b>	1622	77.4	1631	77.0							
511.povray_r	48	785	143	783	143	<b><u>785</u></b>	<b><u>143</u></b>							
519.lbm_r	48	585	86.4	<b><u>586</u></b>	<b><u>86.4</u></b>	586	86.4							
521.wrf_r	48	<b><u>717</u></b>	<b><u>150</u></b>	716	150	720	149							
526.blender_r	48	519	141	521	140	<b><u>520</u></b>	<b><u>141</u></b>							
527.cam4_r	48	598	140	593	141	<b><u>593</u></b>	<b><u>141</u></b>							
538.imagick_r	48	406	294	404	295	<b><u>406</u></b>	<b><u>294</u></b>							
544.nab_r	48	386	209	381	212	<b><u>382</u></b>	<b><u>212</u></b>							
549.fotonik3d_r	48	<b><u>1489</u></b>	<b><u>126</u></b>	1485	126	1494	125							
554.roms_r	48	1166	65.4	1161	65.7	<b><u>1165</u></b>	<b><u>65.4</u></b>							

SPECrate2017\_fp\_base = 135

SPECrate2017\_fp\_peak = Not Run

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3 > /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
```

## General Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH = "/home/cpu2017\_u2/lib/ia32:/home/cpu2017\_u2/lib/intel64"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5  
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**Synergy 480 Gen10**

(2.20 GHz, Intel Xeon Silver 4214)

SPECrate2017\_fp\_base = 135

SPECrate2017\_fp\_peak = Not Run

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Jul-2019

**Hardware Availability:** Apr-2019

**Software Availability:** Feb-2019

## General Notes (Continued)

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

## Platform Notes

BIOS Configuration:

Thermal Configuration set to Maximum Cooling

Memory Patrol Scrubbing set to Disabled

LLC Prefetch set to Enabled

LLC Dead Line Allocation set to Disabled

Enhanced Processor Performance set to Enabled

Workload Profile set to General Throughput Compute

Workload Profile set to Custom

Energy/Performance Bias set to Balanced Performance

Sysinfo program /home/cpu2017\_u2/bin/sysinfo

Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9

running on sy480g10-2 Wed Jul 10 09:48:17 2019

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Silver 4214 CPU @ 2.20GHz

2 "physical id"s (chips)

48 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 12

siblings : 24

physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 13

physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 13

From lscpu:

Architecture: x86\_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

CPU(s): 48

On-line CPU(s) list: 0-47

Thread(s) per core: 2

Core(s) per socket: 12

Socket(s): 2

NUMA node(s): 4

Vendor ID: GenuineIntel

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**Synergy 480 Gen10**

(2.20 GHz, Intel Xeon Silver 4214)

SPECrate2017\_fp\_base = 135

SPECrate2017\_fp\_peak = Not Run

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Tested by:** HPE

**Test Date:** Jul-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** Feb-2019

## Platform Notes (Continued)

```

CPU family:           6
Model:                85
Model name:           Intel(R) Xeon(R) Silver 4214 CPU @ 2.20GHz
Stepping:             6
CPU MHz:              2200.000
BogoMIPS:             4400.00
Virtualization:      VT-x
L1d cache:           32K
L1i cache:           32K
L2 cache:             1024K
L3 cache:             16896K
NUMA node0 CPU(s):   0-5,24-29
NUMA node1 CPU(s):   6-11,30-35
NUMA node2 CPU(s):   12-17,36-41
NUMA node3 CPU(s):   18-23,42-47
Flags:                fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
epb cat_l3 cdp_l3 invpcid_single intel_ppin mba tpr_shadow vnmi flexpriority ept
vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a
avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local
ibpb ibrs stibp dtherm ida arat pln pts pku ospke avx512_vnni arch_capabilities ssbd

```

```

/proc/cpuinfo cache data
cache size : 16896 KB

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 4 5 24 25 26 27 28 29
node 0 size: 96280 MB
node 0 free: 95917 MB
node 1 cpus: 6 7 8 9 10 11 30 31 32 33 34 35
node 1 size: 96765 MB
node 1 free: 96491 MB
node 2 cpus: 12 13 14 15 16 17 36 37 38 39 40 41
node 2 size: 96736 MB
node 2 free: 96603 MB
node 3 cpus: 18 19 20 21 22 23 42 43 44 45 46 47
node 3 size: 96567 MB
node 3 free: 96438 MB
node distances:
node  0  1  2  3

```

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**Synergy 480 Gen10**

(2.20 GHz, Intel Xeon Silver 4214)

SPECrate2017\_fp\_base = 135

SPECrate2017\_fp\_peak = Not Run

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Tested by:** HPE

**Test Date:** Jul-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** Feb-2019

## Platform Notes (Continued)

```
0: 10 21 31 31
1: 21 10 31 31
2: 31 31 10 21
3: 31 31 21 10
```

From /proc/meminfo

```
MemTotal:      395622708 kB
HugePages_Total:      0
Hugepagesize:    2048 kB
```

From /etc/\*release\* /etc/\*version\*

```
os-release:
NAME="SLES"
VERSION="15"
VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"
```

uname -a:

```
Linux sy480g10-2 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

```
CVE-2017-5754 (Meltdown):      Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation,
IBPB, IBRS_FW
```

run-level 3 Jul 10 09:45

SPEC is set to: /home/cpu2017\_u2

```
Filesystem      Type      Size  Used Avail Use% Mounted on
/dev/sdb2       btrfs    371G   94G  277G  26% /home
```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS HPE I42 05/22/2019

Memory:

24x UNKNOWN NOT AVAILABLE 16 GB 2 rank 2933, configured at 2400

(End of data from sysinfo program)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**Synergy 480 Gen10**

(2.20 GHz, Intel Xeon Silver 4214)

SPECrate2017\_fp\_base = 135

SPECrate2017\_fp\_peak = Not Run

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Tested by:** HPE

**Test Date:** Jul-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** Feb-2019

## Compiler Version Notes

=====  
CC 519.lbm\_r(base) 538.imagick\_r(base) 544.nab\_r(base)  
-----

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

=====  
CXXC 508.namd\_r(base) 510.parest\_r(base)  
-----

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

=====  
CC 511.povray\_r(base) 526.blender\_r(base)  
-----

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

=====  
FC 507.cactuBSSN\_r(base)  
-----

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

=====  
FC 503.bwaves\_r(base) 549.fotonik3d\_r(base) 554.roms\_r(base)  
-----

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**Synergy 480 Gen10**

(2.20 GHz, Intel Xeon Silver 4214)

SPECrate2017\_fp\_base = 135

SPECrate2017\_fp\_peak = Not Run

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Jul-2019

**Hardware Availability:** Apr-2019

**Software Availability:** Feb-2019

## Compiler Version Notes (Continued)

=====  
CC 521.wrf\_r(base) 527.cam4\_r(base)  
=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
=====

## Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:

icpc -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:

icpc -m64 icc -m64 -std=c11 ifort -m64

## Base Portability Flags

503.bwaves\_r: -DSPEC\_LP64  
507.cactuBSSN\_r: -DSPEC\_LP64  
508.namd\_r: -DSPEC\_LP64  
510.parest\_r: -DSPEC\_LP64  
511.povray\_r: -DSPEC\_LP64  
519.lbm\_r: -DSPEC\_LP64  
521.wrf\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG -convert big\_endian  
526.blender\_r: -DSPEC\_LP64 -DSPEC\_LINUX -funsigned-char

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

Synergy 480 Gen10

(2.20 GHz, Intel Xeon Silver 4214)

SPECrate2017\_fp\_base = 135

SPECrate2017\_fp\_peak = Not Run

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Tested by:** HPE

**Test Date:** Jul-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** Feb-2019

## Base Portability Flags (Continued)

527.cam4\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG  
538.imagick\_r: -DSPEC\_LP64  
544.nab\_r: -DSPEC\_LP64  
549.fotonik3d\_r: -DSPEC\_LP64  
554.roms\_r: -DSPEC\_LP64

## Base Optimization Flags

### C benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4

### C++ benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4

### Fortran benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs  
-align array32byte

### Benchmarks using both Fortran and C:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs  
-align array32byte

### Benchmarks using both C and C++:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4

### Benchmarks using Fortran, C, and C++:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs  
-align array32byte

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2019-04-02.html>

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revB.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2019-04-02.xml>

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revB.xml>





# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**Synergy 480 Gen10**

(2.20 GHz, Intel Xeon Silver 4214)

SPECrate2017\_fp\_base = 135

SPECrate2017\_fp\_peak = Not Run

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Jul-2019

**Hardware Availability:** Apr-2019

**Software Availability:** Feb-2019

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU2017 v1.0.5 on 2019-07-10 10:48:17-0400.

Report generated on 2019-08-06 17:59:22 by CPU2017 PDF formatter v6067.

Originally published on 2019-08-06.