SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6252N, 2.30GHz)

SPECrate®2017_int_base = 282

SPECrate®2017_int_peak = 294

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

Benchmark	Copies	base	peak
500.perlbench_r	96	215	248
502.gcc_r	96	228	266
505.mcf_r	96	360	360
520.omnetpp_r	96	180	181
523.xalancbmk_r	96	301	331
525.x264_r	96	579	605
531.deepsjeng_r	96	231	231
541.leela_r	96	226	228
548.exchange2_r	96	578	578
557.xz_r	96	189	188

SPECrate®2017_int_base (282)   SPECrate®2017_int_peak (294)

Hardware

CPU Name: Intel Xeon Gold 6252N

 Max MHz: 3600

 Nominal: 2300

Enabled: 48 cores, 2 chips, 2 threads/core

Orderable: 1,2 Chips

Cache L1: 32 KB I + 32 KB D on chip per core

 L2: 1 MB I+D on chip per core

 L3: 35.75 MB I+D on chip per chip

 Other: None

Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R)

Storage: 1 x 1.9 TB SSD SAS

Other: None

Software

OS: SUSE Linux Enterprise Server 15 (x86_64)
4.12.14-23-default

Compiler: C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux;
Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux

Parallel: No

Firmware: Version 4.0.4c released Apr-2019

File System: xfs

System State: Run level 3 (multi-user)

Base Pointers: 64-bit

Peak Pointers: 32/64-bit

Other: jemalloc memory allocator V5.0.1

Power Management: --

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6252N, 2.30GHz)

SPECrate®2017_int_base = 282

SPECrate®2017_int_peak = 294

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

Results Table

Benchmark	Base Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Peak Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	96	718	213	**712**	**215**	710	215	96	616	248	617	248	**616**	**248**
502.gcc_r	96	594	229	**597**	**228**	601	226	96	512	265	511	266	**512**	**266**
505.mcf_r	96	429	362	**431**	**360**	432	360	96	429	362	**431**	**360**	432	359
520.omnetpp_r	96	**698**	**180**	699	180	697	181	96	697	181	696	181	**697**	**181**
523.xalancbmk_r	96	336	302	337	301	**336**	**301**	96	306	331	**307**	**331**	307	331
525.x264_r	96	290	579	292	576	**290**	**579**	96	**278**	**605**	278	605	277	607
531.deepsjeng_r	96	478	230	**477**	**231**	476	231	96	477	231	477	231	**477**	**231**
541.leela_r	96	**703**	**226**	698	228	706	225	96	697	228	697	228	**697**	**228**
548.exchange2_r	96	436	577	**436**	**578**	434	579	96	435	578	435	578	**435**	**578**
557.xz_r	96	**550**	**189**	549	189	551	188	96	**551**	**188**	551	188	552	188
SPECrate®2017_int_base =		**282**												
SPECrate®2017_int_peak =		**294**												

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>   /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)

(Continued on next page)

Standard Performance Evaluation Corporation (info@spec.org) https://www.spec.org/

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6252N, 2.30GHz)

SPECrate®2017_int_base = 282

SPECrate®2017_int_peak = 294

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

General Notes (Continued)

is mitigated in the system as tested and documented.
 jemalloc, a general purpose malloc implementation
 built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
 sources available from jemalloc.net or https://github.com/jemalloc/jemalloc/releases

Platform Notes

```
BIOS Settings:
Intel HyperThreading Technology set to Enabled
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
 Sysinfo program /home/cpu2017/bin/sysinfo
 Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9
 running on linux-4z0x Sat Sep 14 12:43:52 2019

 SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
    https://www.spec.org/cpu2017/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Gold 6252N CPU @ 2.30GHz
       2  "physical id"s (chips)
       96 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following
    excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
       cpu cores : 24
       siblings  : 48
       physical 0: cores 0 1 2 3 4 5 6 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29
       physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 25 26 27 28 29

 From lscpu:
      Architecture:        x86_64
      CPU op-mode(s):      32-bit, 64-bit
      Byte Order:          Little Endian
      CPU(s):              96
      On-line CPU(s) list: 0-95
      Thread(s) per core:  2
      Core(s) per socket:  24
      Socket(s):           2
      NUMA node(s):        4
      Vendor ID:           GenuineIntel
      CPU family:          6
      Model:               85
      Model name:          Intel(R) Xeon(R) Gold 6252N CPU @ 2.30GHz
      Stepping:            7
```

(Continued on next page)

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6252N, 2.30GHz)

SPECrate®2017_int_base = 282

SPECrate®2017_int_peak = 294

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

```
         CPU MHz:              2300.000
         CPU max MHz:          3600.0000
         CPU min MHz:          1000.0000
         BogoMIPS:             4600.00
         Virtualization:       VT-x
         L1d cache:            32K
         L1i cache:            32K
         L2 cache:             1024K
         L3 cache:             36608K
         NUMA node0 CPU(s):    0-3,7,8,12-14,18-20,48-51,55,56,60-62,66-68
         NUMA node1 CPU(s):    4-6,9-11,15-17,21-23,52-54,57-59,63-65,69-71
         NUMA node2 CPU(s):    24-27,31-33,37-39,43,44,72-75,79-81,85-87,91,92
         NUMA node3 CPU(s):    28-30,34-36,40-42,45-47,76-78,82-84,88-90,93-95
         Flags:                fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
      pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
      lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
      aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
      sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
      tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
      epb cat_l3 cdp_l3 invpcid_single intel_ppin mba tpr_shadow vnmi flexpriority ept
      vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a
      avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
      xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local
      ibpb ibrs stibp dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pku
      ospke avx512_vnni arch_capabilities ssbd

  /proc/cpuinfo cache data
     cache size : 36608 KB

  From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
  physical chip.
     available: 4 nodes (0-3)
     node 0 cpus: 0 1 2 3 7 8 12 13 14 18 19 20 48 49 50 51 55 56 60 61 62 66 67 68
     node 0 size: 192101 MB
     node 0 free: 191557 MB
     node 1 cpus: 4 5 6 9 10 11 15 16 17 21 22 23 52 53 54 57 58 59 63 64 65 69 70 71
     node 1 size: 193497 MB
     node 1 free: 193182 MB
     node 2 cpus: 24 25 26 27 31 32 33 37 38 39 43 44 72 73 74 75 79 80 81 85 86 87 91 92
     node 2 size: 193526 MB
     node 2 free: 193274 MB
     node 3 cpus: 28 29 30 34 35 36 40 41 42 45 46 47 76 77 78 82 83 84 88 89 90 93 94 95
     node 3 size: 193523 MB
     node 3 free: 193272 MB
     node distances:
     node   0   1   2   3
       0:  10  11  21  21
```

(Continued on next page)

Standard Performance Evaluation Corporation (info@spec.org)   https://www.spec.org/

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6252N, 2.30GHz)

SPECrate®2017_int_base = 282

SPECrate®2017_int_peak = 294

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

```
    1:  11  10  21  21
    2:  21  21  10  11
    3:  21  21  11  10

From /proc/meminfo
   MemTotal:       791191776 kB
   HugePages_Total:        0
   Hugepagesize:        2048 kB

From /etc/*release* /etc/*version*
   os-release:
       NAME="SLES"
       VERSION="15"
       VERSION_ID="15"
       PRETTY_NAME="SUSE Linux Enterprise Server 15"
       ID="sles"
       ID_LIKE="suse"
       ANSI_COLOR="0;32"
       CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
   Linux linux-4z0x 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
   x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2017-5754 (Meltdown):           Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation,
IBPB, IBRS_FW

run-level 3 Sep 14 12:42

SPEC is set to: /home/cpu2017
   Filesystem      Type  Size  Used Avail Use% Mounted on
   /dev/sdaf1      xfs   891G   31G  860G   4% /

Additional information from dmidecode follows.  WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
  BIOS Cisco Systems, Inc. C240M5.4.0.4c.0.0411190411 04/11/2019
  Memory:
   24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)
```

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6252N, 2.30GHz)

SPECrate®2017_int_base = 282

SPECrate®2017_int_peak = 294

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes

```
================================================================================
C        | 502.gcc_r(peak)
--------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version
  19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
--------------------------------------------------------------------------------


================================================================================
C        | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)
         | 525.x264_r(base, peak) 557.xz_r(base, peak)
--------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
--------------------------------------------------------------------------------


================================================================================
C        | 502.gcc_r(peak)
--------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version
  19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
--------------------------------------------------------------------------------


================================================================================
C        | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)
         | 525.x264_r(base, peak) 557.xz_r(base, peak)
--------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
--------------------------------------------------------------------------------


================================================================================
C++      | 523.xalancbmk_r(peak)
--------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version
  19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
--------------------------------------------------------------------------------


================================================================================
C++      | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)
         | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
--------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
```

(Continued on next page)

Standard Performance Evaluation Corporation (info@spec.org)   https://www.spec.org/

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6252N, 2.30GHz)

SPECrate®2017_int_base = 282

SPECrate®2017_int_peak = 294

CPU2017 License: 9019　　　　　　　　　　　　　　　　**Test Date:**　　　　　Sep-2019
Test Sponsor:　　Cisco Systems　　　　　　　　　　**Hardware Availability:** Apr-2019
Tested by:　　　　Cisco Systems　　　　　　　　　　**Software Availability:**　May-2019

Compiler Version Notes (Continued)

```
  Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------


==============================================================================
C++     | 523.xalancbmk_r(peak)
------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version
  19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------


==============================================================================
C++     | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)
        | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------


==============================================================================
Fortran | 548.exchange2_r(base, peak)
------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------
```

Base Compiler Invocation

C benchmarks:
`icc -m64 -std=c11`

C++ benchmarks:
`icpc -m64`

Fortran benchmarks:
`ifort -m64`

Base Portability Flags

500.perlbench_r: `-DSPEC_LP64 -DSPEC_LINUX_X64`

(Continued on next page)

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6252N, 2.30GHz)

SPECrate®2017_int_base = 282

SPECrate®2017_int_peak = 294

Base Portability Flags (Continued)

502.gcc_r: `-DSPEC_LP64`
505.mcf_r: `-DSPEC_LP64`
520.omnetpp_r: `-DSPEC_LP64`
523.xalancbmk_r: `-DSPEC_LP64 -DSPEC_LINUX`
525.x264_r: `-DSPEC_LP64`
531.deepsjeng_r: `-DSPEC_LP64`
541.leela_r: `-DSPEC_LP64`
548.exchange2_r: `-DSPEC_LP64`
557.xz_r: `-DSPEC_LP64`

Base Optimization Flags

C benchmarks:
```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc
```

C++ benchmarks:
```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc
```

Fortran benchmarks:
```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc
```

Peak Compiler Invocation

C benchmarks (except as noted below):
```
icc -m64 -std=c11
```

502.gcc_r: `icc -m32 -std=c11 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/ia32_lin`

C++ benchmarks (except as noted below):
```
icpc -m64
```

523.xalancbmk_r: `icpc -m32 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/ia32_lin`

(Continued on next page)

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6252N, 2.30GHz)

SPECrate®2017_int_base = 282

SPECrate®2017_int_peak = 294

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Peak Compiler Invocation (Continued)

Fortran benchmarks:
```
ifort -m64
```

Peak Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64
```

Peak Optimization Flags

C benchmarks:

```
500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-fno-strict-overflow
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc
```

```
502.gcc_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/je5.0.1-32/lib -ljemalloc
```

```
505.mcf_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc
```

```
525.x264_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-alias
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc
```

```
557.xz_r: Same as 505.mcf_r
```

(Continued on next page)

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6252N, 2.30GHz)

SPECrate®2017_int_base = 282

SPECrate®2017_int_peak = 294

CPU2017 License:	9019	**Test Date:**	Sep-2019
Test Sponsor:	Cisco Systems	**Hardware Availability:**	Apr-2019
Tested by:	Cisco Systems	**Software Availability:**	May-2019

Peak Optimization Flags (Continued)

C++ benchmarks:

520.omnetpp_r: `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64 -lqkmalloc`

523.xalancbmk_r: `-Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4 -L/usr/local/je5.0.1-32/lib -ljemalloc`

531.deepsjeng_r: `Same as 520.omnetpp_r`

541.leela_r: `Same as 520.omnetpp_r`

Fortran benchmarks:
`-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64 -lqkmalloc`

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/Intel-ic19.0u1-official-linux64.2019-07-09.html
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.2019-07-31.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic19.0u1-official-linux64.2019-07-09.xml
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.2019-07-31.xml

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.5 on 2019-09-14 03:13:51-0400.
Report generated on 2020-07-02 20:41:25 by CPU2017 PDF formatter v6255.
Originally published on 2019-10-01.