



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8260Y, 2.40GHz)

**SPECrate®2017\_fp\_base = 489**

**SPECrate®2017\_fp\_peak = Not Run**

**CPU2017 License:** 9019


**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Nov-2019

**Hardware Availability:** Apr-2019

**Software Availability:** May-2019



### Hardware

CPU Name: Intel Xeon Platinum 8260Y  
 Max MHz: 3900  
 Nominal: 2400  
 Enabled: 96 cores, 4 chips, 2 threads/core  
 Orderable: 2,4 Chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 35.75 MB I+D on chip per chip  
 Other: None  
 Memory: 1536 GB (48 x 32 GB 2Rx4 PC4-2933V-R)  
 Storage: 1 x 1.9 TB SSD SAS  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 15 (x86\_64)  
 4.12.14-23-default  
 Compiler: C/C++: Version 19.0.4.227 of Intel C/C++  
 Compiler for Linux;  
 Fortran: Version 19.0.4.227 of Intel Fortran  
 Compiler for Linux  
 Parallel: No  
 Firmware: Version 4.0.3 released Mar-2019  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: Not Applicable  
 Other: None  
 Power Management: default



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8260Y, 2.40GHz)

**SPECrate®2017\_fp\_base = 489**

**SPECrate®2017\_fp\_peak = Not Run**

CPU2017 License: 9019

Test Date: Nov-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	192	1795	1070	1793	1070	<b>1794</b>	<b>1070</b>							
507.cactuBSSN_r	192	<b>593</b>	<b>410</b>	593	410	594	409							
508.namd_r	192	<b>452</b>	<b>404</b>	453	403	451	405							
510.parest_r	192	1905	264	<b>1913</b>	<b>263</b>	1913	263							
511.povray_r	192	759	591	754	594	<b>759</b>	<b>591</b>							
519.lbm_r	192	<b>793</b>	<b>255</b>	793	255	792	255							
521.wrf_r	192	883	487	<b>892</b>	<b>482</b>	905	475							
526.blender_r	192	525	557	525	557	<b>525</b>	<b>557</b>							
527.cam4_r	192	<b>562</b>	<b>597</b>	563	597	561	599							
538.imagick_r	192	<b>384</b>	<b>1240</b>	383	1250	385	1240							
544.nab_r	192	361	896	<b>360</b>	<b>899</b>	356	907							
549.fotonik3d_r	192	2194	341	<b>2194</b>	<b>341</b>	2196	341							
554.roms_r	192	<b>1433</b>	<b>213</b>	1435	213	1432	213							

**SPECrate®2017\_fp\_base = 489**

**SPECrate®2017\_fp\_peak = Not Run**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64"

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8260Y,  
2.40GHz)

SPECrate®2017\_fp\_base = 489

SPECrate®2017\_fp\_peak = Not Run

CPU2017 License: 9019

Test Date: Nov-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## General Notes (Continued)

runcpu command invoked through numactl i.e.:  
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

## Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Enabled

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

```
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7edb1e6e46a485a0011
running on linux-mz3p Fri Nov  8 22:48:08 2019
```

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Platinum 8260C CPU @ 2.40GHz
        4 "physical id"s (chips)
        192 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 24
siblings : 48
physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 25 26 27 28 29
physical 1: cores 0 1 2 3 4 5 6 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29
physical 2: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 25 26 27 28 29
physical 3: cores 0 1 2 3 4 5 6 8 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29
```

From lscpu:

```
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
CPU(s):                192
On-line CPU(s) list:  0-191
Thread(s) per core:   2
Core(s) per socket:   24
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8260Y,  
2.40GHz)

**SPECrate®2017\_fp\_base = 489**

**SPECrate®2017\_fp\_peak = Not Run**

**CPU2017 License:** 9019

**Test Date:** Nov-2019

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Apr-2019

**Tested by:** Cisco Systems

**Software Availability:** May-2019

## Platform Notes (Continued)

```

Socket(s): 4
NUMA node(s): 8
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Platinum 8260C CPU @ 2.40GHz
Stepping: 6
CPU MHz: 2400.000
CPU max MHz: 3900.0000
CPU min MHz: 1000.0000
BogoMIPS: 4800.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 36608K
NUMA node0 CPU(s): 0-3,7-9,13-15,19,20,96-99,103-105,109-111,115,116
NUMA node1 CPU(s): 4-6,10-12,16-18,21-23,100-102,106-108,112-114,117-119
NUMA node2 CPU(s): 24-27,31,32,36-38,42-44,120-123,127,128,132-134,138-140
NUMA node3 CPU(s): 28-30,33-35,39-41,45-47,124-126,129-131,135-137,141-143
NUMA node4 CPU(s): 48-51,55-57,61-63,67,68,144-147,151-153,157-159,163,164
NUMA node5 CPU(s): 52-54,58-60,64-66,69-71,148-150,154-156,160-162,165-167
NUMA node6 CPU(s): 72-75,79,80,84-86,90-92,168-171,175,176,180-182,186-188
NUMA node7 CPU(s): 76-78,81-83,87-89,93-95,172-174,177-179,183-185,189-191
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperf mperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
epb cat_13 cdp_13 invpcid_single mba tpr_shadow vnmi flexpriority ept vpid fsgsbase
tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqmq mpx rdt_a avx512f avx512dq
rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsaveopt xsavec
xgetbv1 xsaves cqmq_llc cqmq_occu_llc cqmq_mbm_total cqmq_mbm_local ibpb ibrs stibp
dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pku ospke avx512_vnni
arch_capabilities ssbd

```

```
/proc/cpuinfo cache data
cache size : 36608 KB
```

```
From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
physical chip.
```

```
available: 8 nodes (0-7)
node 0 cpus: 0 1 2 3 7 8 9 13 14 15 19 20 96 97 98 99 103 104 105 109 110 111 115 116
node 0 size: 192094 MB
node 0 free: 185408 MB
node 1 cpus: 4 5 6 10 11 12 16 17 18 21 22 23 100 101 102 106 107 108 112 113 114 117
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8260Y,  
2.40GHz)

SPECrate®2017\_fp\_base = 489

SPECrate®2017\_fp\_peak = Not Run

CPU2017 License: 9019

Test Date: Nov-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## Platform Notes (Continued)

```
118 119
node 1 size: 193526 MB
node 1 free: 188305 MB
node 2 cpus: 24 25 26 27 31 32 36 37 38 42 43 44 120 121 122 123 127 128 132 133 134
138 139 140
node 2 size: 193497 MB
node 2 free: 188563 MB
node 3 cpus: 28 29 30 33 34 35 39 40 41 45 46 47 124 125 126 129 130 131 135 136 137
141 142 143
node 3 size: 193526 MB
node 3 free: 188593 MB
node 4 cpus: 48 49 50 51 55 56 57 61 62 63 67 68 144 145 146 147 151 152 153 157 158
159 163 164
node 4 size: 193526 MB
node 4 free: 188580 MB
node 5 cpus: 52 53 54 58 59 60 64 65 66 69 70 71 148 149 150 154 155 156 160 161 162
165 166 167
node 5 size: 193526 MB
node 5 free: 188590 MB
node 6 cpus: 72 73 74 75 79 80 84 85 86 90 91 92 168 169 170 171 175 176 180 181 182
186 187 188
node 6 size: 193526 MB
node 6 free: 188554 MB
node 7 cpus: 76 77 78 81 82 83 87 88 89 93 94 95 172 173 174 177 178 179 183 184 185
189 190 191
node 7 size: 193523 MB
node 7 free: 188593 MB
node distances:
node   0    1    2    3    4    5    6    7
  0: 10  11  21  21  21  21  21  21
  1: 11  10  21  21  21  21  21  21
  2: 21  21  10  11  21  21  21  21
  3: 21  21  11  10  21  21  21  21
  4: 21  21  21  21  10  11  21  21
  5: 21  21  21  21  11  10  21  21
  6: 21  21  21  21  21  21  10  11
  7: 21  21  21  21  21  21  11  10
```

```
From /proc/meminfo
MemTotal:      1583868080 kB
HugePages_Total:      0
Hugepagesize:     2048 kB
```

```
From /etc/*release* /etc/*version*
os-release:
NAME="SLES"
VERSION="15"
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8260Y,  
2.40GHz)

SPECrate®2017\_fp\_base = 489

SPECrate®2017\_fp\_peak = Not Run

CPU2017 License: 9019

Test Date: Nov-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## Platform Notes (Continued)

```
VERSION_ID="15"  
PRETTY_NAME="SUSE Linux Enterprise Server 15"  
ID="sles"  
ID_LIKE="suse"  
ANSI_COLOR="0;32"  
CPE_NAME="cpe:/o:suse:sles:15"
```

uname -a:

```
Linux linux-mz3p 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)  
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault):	No status reported
Microarchitectural Data Sampling:	No status reported
CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):	Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Nov 8 18:11

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sdb2	xfs	549G	121G	428G	23%	/

From /sys/devices/virtual/dmi/id

BIOS:	Cisco Systems, Inc.	C480M5.4.0.3.32.0301190121	03/01/2019
Vendor:	Cisco		
Product:	UCSC-C480-M5		
Serial:	FCH2238W019		

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

48x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)

The marketing name for the processor in this result, which appears in the CPU name and hardware model areas, is different from sysinfo because a pre-production processor was used. The pre-production processor differs from the production processor in name only.



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8260Y,  
2.40GHz)

SPECrate®2017\_fp\_base = 489

SPECrate®2017\_fp\_peak = Not Run

CPU2017 License: 9019

Test Date: Nov-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## Compiler Version Notes

=====

C | 519.lbm\_r(base) 538.imagick\_r(base) 544.nab\_r(base)

=====

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

=====

C++ | 508.namd\_r(base) 510.parest\_r(base)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

=====

C++, C | 511.povray\_r(base) 526.blender\_r(base)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

=====

C++, C, Fortran | 507.cactusBSSN\_r(base)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

=====

Fortran | 503.bwaves\_r(base) 549.fotonik3d\_r(base) 554.roms\_r(base)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8260Y,  
2.40GHz)

SPECrate®2017\_fp\_base = 489

SPECrate®2017\_fp\_peak = Not Run

CPU2017 License: 9019

Test Date: Nov-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## Compiler Version Notes (Continued)

```
=====
Fortran, C      | 521.wrf_r(base) 527.cam4_r(base)
-----
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
```

## Base Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:

```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

## Base Portability Flags

```
503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8260Y,  
2.40GHz)

SPECrate®2017\_fp\_base = 489

SPECrate®2017\_fp\_peak = Not Run

CPU2017 License: 9019

Test Date: Nov-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## Base Portability Flags (Continued)

527.cam4\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG

538.imagick\_r: -DSPEC\_LP64

544.nab\_r: -DSPEC\_LP64

549.fotonik3d\_r: -DSPEC\_LP64

554.roms\_r: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4
```

C++ benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4
```

Fortran benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -auto  
-nostandard-realloc-lhs -align array32byte
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -auto  
-nostandard-realloc-lhs -align array32byte
```

Benchmarks using both C and C++:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -auto  
-nostandard-realloc-lhs -align array32byte
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic19.0ul-official-linux64.2019-07-09.html>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic19.0ul-official-linux64.2019-07-09.xml>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.xml>



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8260Y,  
2.40GHz)

SPECrate®2017\_fp\_base = 489

SPECrate®2017\_fp\_peak = Not Run

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Nov-2019

**Hardware Availability:** Apr-2019

**Software Availability:** May-2019

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.0 on 2019-11-09 01:48:07-0500.

Report generated on 2019-12-17 17:46:09 by CPU2017 PDF formatter v6255.

Originally published on 2019-12-17.