SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6258R, 2.70GHz)

SPECrate®2017_fp_base = 277

SPECrate®2017_fp_peak = 281

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2020

Hardware Availability: Feb-2020

Software Availability: May-2019

Benchmark	Copies	Base	Peak
503.bwaves_r	112	535	535
507.cactuBSSN_r	112	245	246
508.namd_r	112	263	265
510.parest_r	112	130	130
511.povray_r	112	389	455
519.lbm_r	112	131	131
521.wrf_r	112	236	239
526.blender_r	112	349	349
527.cam4_r	112	364	366
538.imagick_r	112	797	795
544.nab_r	112	586	586
549.fotonik3d_r	112	172	172
554.roms_r	112	103	103

SPECrate®2017_fp_base (277)

SPECrate®2017_fp_peak (281)

Hardware

CPU Name: Intel Xeon Gold 6258R
 Max MHz: 4000
 Nominal: 2700
Enabled: 56 cores, 2 chips, 2 threads/core
Orderable: 1,2 Chips
Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 38.5 MB I+D on chip per chip
 Other: None
Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R)
Storage: 1 x 960 GB SSD SAS
Other: None

Software

OS: SUSE Linux Enterprise Server 15 (x86_64) 4.12.14-23-default

Compiler: C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux; Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux

Parallel: No
Firmware: Version 4.0.4j released Aug-2019
File System: btrfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 64-bit
Other: None
Power Management: BIOS set to prefer performance at the cost of additional power usage

SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6258R, 2.70GHz)

SPECrate®2017_fp_base = 277

SPECrate®2017_fp_peak = 281

CPU2017 License: 9019	**Test Date:** Feb-2020
Test Sponsor: Cisco Systems	**Hardware Availability:** Feb-2020
Tested by: Cisco Systems	**Software Availability:** May-2019

Results Table

Benchmark	Copies	Base Seconds	Ratio	Base Seconds	Ratio	Base Seconds	Ratio	Copies	Peak Seconds	Ratio	Peak Seconds	Ratio	Peak Seconds	Ratio
503.bwaves_r	112	2099	535	2100	535	**2100**	**535**	112	2098	535	2100	535	**2100**	**535**
507.cactuBSSN_r	112	**579**	**245**	579	245	578	245	112	**578**	**246**	578	246	578	245
508.namd_r	112	403	264	**404**	**263**	405	263	112	**401**	**265**	400	266	402	265
510.parest_r	112	2252	130	2247	130	**2251**	**130**	112	**2246**	**130**	2248	130	2246	130
511.povray_r	112	**673**	**389**	671	390	673	388	112	574	456	578	453	**575**	**455**
519.lbm_r	112	**903**	**131**	902	131	903	131	112	**903**	**131**	902	131	903	131
521.wrf_r	112	1065	236	1057	237	**1061**	**236**	112	**1048**	**239**	1058	237	1046	240
526.blender_r	112	490	348	488	349	**489**	**349**	112	488	349	**488**	**349**	489	349
527.cam4_r	112	543	361	**538**	**364**	536	366	112	537	365	**535**	**366**	535	366
538.imagick_r	112	351	795	346	806	**350**	**797**	112	351	794	**350**	**795**	350	797
544.nab_r	112	321	587	**322**	**586**	322	585	112	322	585	**322**	**586**	321	587
549.fotonik3d_r	112	**2540**	**172**	2541	172	2540	172	112	2540	172	2542	172	**2541**	**172**
554.roms_r	112	1723	103	**1725**	**103**	1728	103	112	1718	104	1727	103	**1726**	**103**

SPECrate®2017_fp_base =	**277**
SPECrate®2017_fp_peak =	**281**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64"

General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>   /proc/sys/vm/drop_caches

(Continued on next page)

Standard Performance Evaluation Corporation (info@spec.org)   https://www.spec.org/

SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6258R, 2.70GHz)

SPECrate®2017_fp_base = 277

SPECrate®2017_fp_peak = 281

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Feb-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

General Notes (Continued)

```
 runcpu command invoked through numactl i.e.:
 numactl --interleave=all runcpu <etc>
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.
```

Platform Notes

```
BIOS Settings:
Intel HyperThreading Technology set to Enabled
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled

 Sysinfo program /home/cpu2017/bin/sysinfo
 Rev: r6365 of 2019-08-21 295195f888a3d7edb1e6e46a485a0011
 running on linux-dit3 Thu Feb  6 07:28:13 2020

 SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
    https://www.spec.org/cpu2017/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Gold 6258R CPU @ 2.70GHz
       2  "physical id"s (chips)
       112 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following
    excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
       cpu cores : 28
       siblings  : 56
       physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27
       28 29 30
       physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27
       28 29 30

 From lscpu:
      Architecture:        x86_64
      CPU op-mode(s):      32-bit, 64-bit
      Byte Order:          Little Endian
      CPU(s):              112
      On-line CPU(s) list: 0-111
      Thread(s) per core:  2
      Core(s) per socket:  28
```

(Continued on next page)

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6258R, 2.70GHz)

SPECrate®2017_fp_base = 277

SPECrate®2017_fp_peak = 281

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2020

Hardware Availability: Feb-2020

Software Availability: May-2019

Platform Notes (Continued)

```
        Socket(s):              2
        NUMA node(s):           4
        Vendor ID:              GenuineIntel
        CPU family:             6
        Model:                  85
        Model name:             Intel(R) Xeon(R) Gold 6258R CPU @ 2.70GHz
        Stepping:               7
        CPU MHz:                2700.000
        CPU max MHz:            4000.0000
        CPU min MHz:            1000.0000
        BogoMIPS:               5400.00
        Virtualization:         VT-x
        L1d cache:              32K
        L1i cache:              32K
        L2 cache:               1024K
        L3 cache:               39424K
        NUMA node0 CPU(s):      0-3,7-9,14-17,21-23,56-59,63-65,70-73,77-79
        NUMA node1 CPU(s):      4-6,10-13,18-20,24-27,60-62,66-69,74-76,80-83
        NUMA node2 CPU(s):      28-31,35-37,42-45,49-51,84-87,91-93,98-101,105-107
        NUMA node3 CPU(s):      32-34,38-41,46-48,52-55,88-90,94-97,102-104,108-111
        Flags:                  fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
    pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
    lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
    aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
    sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
    tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
    epb cat_l3 cdp_l3 invpcid_single intel_ppin mba tpr_shadow vnmi flexpriority ept
    vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a
    avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
    xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local
    ibpb ibrs stibp dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pku
    ospke avx512_vnni arch_capabilities ssbd

  /proc/cpuinfo cache data
     cache size : 39424 KB

  From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
  physical chip.
    available: 4 nodes (0-3)
    node 0 cpus: 0 1 2 3 7 8 9 14 15 16 17 21 22 23 56 57 58 59 63 64 65 70 71 72 73 77 78
    79
    node 0 size: 192101 MB
    node 0 free: 177363 MB
    node 1 cpus: 4 5 6 10 11 12 13 18 19 20 24 25 26 27 60 61 62 66 67 68 69 74 75 76 80 81
    82 83
    node 1 size: 193496 MB
    node 1 free: 182119 MB
```

(Continued on next page)

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6258R, 2.70GHz)

SPECrate®2017_fp_base = 277

SPECrate®2017_fp_peak = 281

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Feb-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Platform Notes (Continued)

```
  node 2 cpus: 28 29 30 31 35 36 37 42 43 44 45 49 50 51 84 85 86 87 91 92 93 98 99 100
  101 105 106 107
  node 2 size: 193525 MB
  node 2 free: 182042 MB
  node 3 cpus: 32 33 34 38 39 40 41 46 47 48 52 53 54 55 88 89 90 94 95 96 97 102 103 104
  108 109 110 111
  node 3 size: 193522 MB
  node 3 free: 181664 MB
  node distances:
  node   0   1   2   3
    0:  10  11  21  21
    1:  11  10  21  21
    2:  21  21  10  11
    3:  21  21  11  10

From /proc/meminfo
   MemTotal:       791189416 kB
   HugePages_Total:        0
   Hugepagesize:        2048 kB

From /etc/*release* /etc/*version*
   os-release:
      NAME="SLES"
      VERSION="15"
      VERSION_ID="15"
      PRETTY_NAME="SUSE Linux Enterprise Server 15"
      ID="sles"
      ID_LIKE="suse"
      ANSI_COLOR="0;32"
      CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
   Linux linux-dit3 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
   x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault):          No status reported
Microarchitectural Data Sampling:           No status reported
CVE-2017-5754 (Meltdown):                   Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled
                                             via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):          Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):          Mitigation: Indirect Branch Restricted
                                             Speculation, IBPB, IBRS_FW

run-level 3 Feb 5 12:16
```

(Continued on next page)

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6258R, 2.70GHz)

SPECrate®2017_fp_base = 277

SPECrate®2017_fp_peak = 281

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Feb-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Platform Notes (Continued)

```
 SPEC is set to: /home/cpu2017
    Filesystem      Type   Size  Used Avail Use% Mounted on
    /dev/sda1       btrfs  894G   55G  838G   7% /home

 From /sys/devices/virtual/dmi/id
    BIOS:    Cisco Systems, Inc. C240M5.4.0.4j.0.0831191216 08/31/2019
    Vendor:  Cisco Systems Inc
    Product: UCSC-C240-M5L
    Serial:  WZP223909M5


 Additional information from dmidecode follows.  WARNING: Use caution when you interpret
 this section. The 'dmidecode' program reads system data which is "intended to allow
 hardware to be accurately determined", but the intent may not be met, as there are
 frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
   Memory:
     24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934


 (End of data from sysinfo program)
```

Compiler Version Notes

```
==============================================================================
C                   | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
                    | 544.nab_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
C++                 | 508.namd_r(base, peak) 510.parest_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
C++, C              | 511.povray_r(base, peak) 526.blender_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
```

(Continued on next page)

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6258R, 2.70GHz)

SPECrate®2017_fp_base = 277

SPECrate®2017_fp_peak = 281

CPU2017 License: 9019		**Test Date:**	Feb-2020
Test Sponsor: Cisco Systems		**Hardware Availability:**	Feb-2020
Tested by: Cisco Systems		**Software Availability:**	May-2019

Compiler Version Notes (Continued)

```
  Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
--------------------------------------------------------------------------


==========================================================================
C++, C, Fortran | 507.cactuBSSN_r(base, peak)
--------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
--------------------------------------------------------------------------


==========================================================================
Fortran         | 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak)
                | 554.roms_r(base, peak)
--------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
--------------------------------------------------------------------------


==========================================================================
Fortran, C      | 521.wrf_r(base, peak) 527.cam4_r(base, peak)
--------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
--------------------------------------------------------------------------
```

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6258R, 2.70GHz)

SPECrate®2017_fp_base = 277

SPECrate®2017_fp_peak = 281

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Feb-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Base Compiler Invocation (Continued)

Fortran benchmarks:
```
ifort -m64
```

Benchmarks using both Fortran and C:
```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:
```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:
```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

Base Portability Flags

503.bwaves_r: `-DSPEC_LP64`
507.cactuBSSN_r: `-DSPEC_LP64`
508.namd_r: `-DSPEC_LP64`
510.parest_r: `-DSPEC_LP64`
511.povray_r: `-DSPEC_LP64`
519.lbm_r: `-DSPEC_LP64`
521.wrf_r: `-DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian`
526.blender_r: `-DSPEC_LP64 -DSPEC_LINUX -funsigned-char`
527.cam4_r: `-DSPEC_LP64 -DSPEC_CASE_FLAG`
538.imagick_r: `-DSPEC_LP64`
544.nab_r: `-DSPEC_LP64`
549.fotonik3d_r: `-DSPEC_LP64`
554.roms_r: `-DSPEC_LP64`

Base Optimization Flags

C benchmarks:
```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4
```

C++ benchmarks:
```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4
```

Fortran benchmarks:
```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte
```

(Continued on next page)

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6258R, 2.70GHz)

SPECrate®2017_fp_base = 277

SPECrate®2017_fp_peak = 281

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Feb-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Base Optimization Flags (Continued)

Benchmarks using both Fortran and C:
```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte
```

Benchmarks using both C and C++:
```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4
```

Benchmarks using Fortran, C, and C++:
```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte
```

Peak Compiler Invocation

C benchmarks:
```
icc -m64 -std=c11
```

C++ benchmarks:
```
icpc -m64
```

Fortran benchmarks:
```
ifort -m64
```

Benchmarks using both Fortran and C:
```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:
```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:
```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

Peak Portability Flags

```
Same as Base Portability Flags
```

SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6258R, 2.70GHz)

SPECrate®2017_fp_base = 277

SPECrate®2017_fp_peak = 281

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Feb-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Peak Optimization Flags

C benchmarks:

519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4

538.imagick_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

544.nab_r: Same as 538.imagick_r

C++ benchmarks:

508.namd_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4

510.parest_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Fortran benchmarks:

503.bwaves_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

549.fotonik3d_r: Same as 503.bwaves_r

554.roms_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs
-align array32byte

Benchmarks using both Fortran and C:
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs
-align array32byte

Benchmarks using both C and C++:

511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4

(Continued on next page)

Standard Performance Evaluation Corporation (info@spec.org)   https://www.spec.org/

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6258R, 2.70GHz)

SPECrate®2017_fp_base = 277

SPECrate®2017_fp_peak = 281

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Feb-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Peak Optimization Flags (Continued)

526.blender_r: `-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4`

Benchmarks using Fortran, C, and C++:
`-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs -align array32byte`

The flags files that were used to format this result can be browsed at
`http://www.spec.org/cpu2017/flags/Intel-ic19.0u1-official-linux64.2019-07-09.html`
`http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.html`

You can also download the XML flags sources by saving the following links:
`http://www.spec.org/cpu2017/flags/Intel-ic19.0u1-official-linux64.2019-07-09.xml`
`http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.xml`

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2020-02-06 07:28:12-0500.
Report generated on 2020-03-17 16:21:16 by CPU2017 PDF formatter v6255.
Originally published on 2020-03-17.