



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6312U,  
2.40GHz)

**SPECrate®2017\_fp\_base = 175**

**SPECrate®2017\_fp\_peak = Not Run**

**CPU2017 License:** 9019


**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Sep-2021

**Hardware Availability:** Apr-2021

**Software Availability:** Dec-2020



### Hardware

CPU Name: Intel Xeon Gold 6312U  
 Max MHz: 3600  
 Nominal: 2400  
 Enabled: 24 cores, 1 chip, 2 threads/core  
 Orderable: 1 Chip  
 Cache L1: 32 KB I + 48 KB D on chip per core  
 L2: 1.25 MB I+D on chip per core  
 L3: 36 MB I+D on chip per chip  
 Other: None  
 Memory: 512 GB (8 x 64 GB 2Rx4 PC4-3200V-R)  
 Storage: 1 x 240 GB M.2 SSD SATA  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 15 SP2 5.3.18-22-default  
 Compiler: C/C++: Version 2021.1 of Intel oneAPI DPC++/C++ Compiler Build 20201113 for Linux;  
 Fortran: Version 2021.1 of Intel Fortran Compiler Classic Build 20201112 for Linux  
 Parallel: No  
 Firmware: Version 4.2.1d released Jul-2021  
 File System: btrfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: Not Applicable  
 Other: jemalloc memory allocator V5.0.1  
 Power Management: BIOS and OS set to prefer performance at the cost of additional power usage



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6312U,  
2.40GHz)

**SPECrate®2017\_fp\_base = 175**

**SPECrate®2017\_fp\_peak = Not Run**

CPU2017 License: 9019

Test Date: Sep-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Dec-2020

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	48	1323	364	<u>1323</u>	<u>364</u>	1323	364							
507.cactuBSSN_r	48	257	237	<u>258</u>	<u>235</u>	259	235							
508.namd_r	48	<u>356</u>	<u>128</u>	356	128	358	127							
510.parest_r	48	1297	96.8	<u>1297</u>	<u>96.8</u>	1295	96.9							
511.povray_r	48	596	188	595	189	<u>595</u>	<u>188</u>							
519.lbm_r	48	<u>369</u>	<u>137</u>	368	137	369	137							
521.wrf_r	48	<u>664</u>	<u>162</u>	656	164	684	157							
526.blender_r	48	<u>425</u>	<u>172</u>	426	172	425	172							
527.cam4_r	48	<u>487</u>	<u>172</u>	482	174	487	172							
538.imagick_r	48	259	460	260	459	<u>260</u>	<u>460</u>							
544.nab_r	48	281	288	<u>280</u>	<u>288</u>	280	288							
549.fotonik3d_r	48	1698	110	1695	110	<u>1696</u>	<u>110</u>							
554.roms_r	48	<u>1014</u>	<u>75.2</u>	1015	75.1	1011	75.5							

**SPECrate®2017\_fp\_base = 175**

**SPECrate®2017\_fp\_peak = Not Run**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"  
MALLOC\_CONF = "retain:true"

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7940X CPU + 64GB RAM  
memory using openSUSE Leap 15.2

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6312U,  
2.40GHz)

SPECrate®2017\_fp\_base = 175

SPECrate®2017\_fp\_peak = Not Run

CPU2017 License: 9019

Test Date: Sep-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Dec-2020

## General Notes (Continued)

```
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation  
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5  
sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

BIOS Settings:

Adjacent Cache Line Prefetcher set to Disabled  
DCU Streamer Prefetch set to Disabled  
LLC Dead Line set to Disabled  
Memory Refresh Rate set to 1x Refresh  
Sub NUMA Clustering set to Enabled  
Patrol Scrub set to Disabled  
Processor C6 Report set to Enabled

```
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acaf64d
running on localhost Thu Sep 9 04:58:15 2021
```

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6312U CPU @ 2.40GHz
  1 "physical id"s (chips)
  48 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 24
  siblings : 48
  physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
```

From lscpu from util-linux 2.33.1:

```
Architecture:          x86_64
CPU op-mode(s):       32-bit, 64-bit
Byte Order:           Little Endian
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6312U,  
2.40GHz)

SPECrate®2017\_fp\_base = 175

SPECrate®2017\_fp\_peak = Not Run

CPU2017 License: 9019

Test Date: Sep-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Dec-2020

## Platform Notes (Continued)

Address sizes: 46 bits physical, 57 bits virtual  
CPU(s): 48  
On-line CPU(s) list: 0-47  
Thread(s) per core: 2  
Core(s) per socket: 24  
Socket(s): 1  
NUMA node(s): 2  
Vendor ID: GenuineIntel  
CPU family: 6  
Model: 106  
Model name: Intel(R) Xeon(R) Gold 6312U CPU @ 2.40GHz  
Stepping: 6  
CPU MHz: 3265.412  
CPU max MHz: 3600.0000  
CPU min MHz: 800.0000  
BogoMIPS: 4800.00  
Virtualization: VT-x  
L1d cache: 48K  
L1i cache: 32K  
L2 cache: 1280K  
L3 cache: 36864K  
NUMA node0 CPU(s): 0-11,24-35  
NUMA node1 CPU(s): 12-23,36-47  
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtTopology nonstop\_tsc cpuid aperf mpf perf pni pclmulqdq dtes64 monitor ds\_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch cpuid\_fault epb cat\_l3 invpcid\_single ssbd mba ibrs ibpb stibp ibrs\_enhanced tpr\_shadow vnmi flexpriority ept vpid ept\_ad fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm rdt\_a avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb intel\_pt avx512cd sha\_ni avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm\_llc cqm\_occup\_llc cqm\_mbm\_total cqm\_mbm\_local wbnoinvd dtherm ida arat pln pts hwp hwp\_act\_window hwp\_epp hwp\_pkg\_req avx512vbmi umip pkru ospke avx512\_vbmi2 gfni vaes vpclmulqdq avx512\_vnni avx512\_bitalg tme avx512\_vpocntdq la57 rdpid md\_clear pconfig flush\_l1d arch\_capabilities

/proc/cpuinfo cache data  
cache size : 36864 KB

From numactl --hardware  
WARNING: a numactl 'node' might or might not correspond to a physical chip.  
available: 2 nodes (0-1)  
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 24 25 26 27 28 29 30 31 32 33 34 35  
node 0 size: 257530 MB  
node 0 free: 257134 MB

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6312U,  
2.40GHz)

SPECrate®2017\_fp\_base = 175

SPECrate®2017\_fp\_peak = Not Run

CPU2017 License: 9019

Test Date: Sep-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Dec-2020

## Platform Notes (Continued)

```
node 1 cpus: 12 13 14 15 16 17 18 19 20 21 22 23 36 37 38 39 40 41 42 43 44 45 46 47
node 1 size: 257762 MB
node 1 free: 257361 MB
node distances:
node   0   1
 0: 10 11
 1: 11 10
```

From /proc/meminfo

```
MemTotal:      527660216 kB
HugePages_Total:       0
Hugepagesize:     2048 kB
```

/sys/devices/system/cpu/cpu\*/cpufreq/scaling\_governor has  
performance

From /etc/\*release\* /etc/\*version\*

```
os-release:
NAME="SLES"
VERSION="15-SP2"
VERSION_ID="15.2"
PRETTY_NAME="SUSE Linux Enterprise Server 15 SP2"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15:sp2"
```

uname -a:

```
Linux localhost 5.3.18-22-default #1 SMP Wed Jun 3 12:16:43 UTC 2020 (720aeба) x86_64
x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):	Not affected
CVE-2018-3620 (L1 Terminal Fault):	Not affected
Microarchitectural Data Sampling:	Not affected
CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):	Mitigation: usercopy/swaps barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling):	Not affected
CVE-2019-11135 (TSX Asynchronous Abort):	Not affected

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6312U,  
2.40GHz)

SPECrate®2017\_fp\_base = 175

SPECrate®2017\_fp\_peak = Not Run

CPU2017 License: 9019

Test Date: Sep-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Dec-2020

## Platform Notes (Continued)

```
run-level 3 Sep 9 04:57
```

```
SPEC is set to: /home/cpu2017
```

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda2	btrfs	222G	9.1G	212G	5%	/home

```
From /sys/devices/virtual/dmi/id
```

Vendor:	Cisco Systems Inc
Product:	UCSB-B200-M6
Serial:	FCH24097576

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

8x	0xCE00	M393A8G40AB2-CWE	64 GB	2 rank	3200
24x	NO DIMM	NO DIMM			

BIOS:

BIOS Vendor:	Cisco Systems, Inc.
BIOS Version:	B200M6.4.2.1d.0.0730210924
BIOS Date:	07/30/2021
BIOS Revision:	5.22

(End of data from sysinfo program)

## Compiler Version Notes

```
=====
C           | 519.lbm_r(base) 538.imagick_r(base) 544.nab_r(base)
-----
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----

=====
C++          | 508.namd_r(base) 510.parest_r(base)
-----
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6312U,  
2.40GHz)

SPECrate®2017\_fp\_base = 175

SPECrate®2017\_fp\_peak = Not Run

CPU2017 License: 9019

Test Date: Sep-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Dec-2020

## Compiler Version Notes (Continued)

=====

C++, C | 511.povray\_r(base) 526.blender\_r(base)

=====

-----  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

-----

=====

C++, C, Fortran | 507.cactubssn\_r(base)

=====

-----  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

-----

=====

Fortran | 503.bwaves\_r(base) 549.fotonik3d\_r(base) 554.roms\_r(base)

=====

-----  
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

-----

=====

Fortran, C | 521.wrf\_r(base) 527.cam4\_r(base)

=====

-----  
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

-----



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

<b>Cisco Systems</b> Cisco UCS B200 M6 (Intel Xeon Gold 6312U, 2.40GHz)	<b>SPECrate®2017_fp_base =</b>	175
	<b>SPECrate®2017_fp_peak =</b>	Not Run
<b>CPU2017 License:</b> 9019	<b>Test Date:</b>	Sep-2021
<b>Test Sponsor:</b> Cisco Systems	<b>Hardware Availability:</b>	Apr-2021
<b>Tested by:</b> Cisco Systems	<b>Software Availability:</b>	Dec-2020

# Base Compiler Invocation

### C benchmarks:

icx

## C++ benchmarks:

icpx

## Fortran benchmarks:

ifort

### Benchmarks using both Fortran and C:

ifort icx

Benchmarks using both C and C++:

icpx icx

## Benchmarks using Fortran, C, and C++:

icpx icx ifort

## Base Portability Flags

```
503.bwaves_r: -DSPEC_LP64
507.cactubSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64
```

## Base Optimization Flags

### C benchmarks:

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6312U,  
2.40GHz)

SPECrate®2017\_fp\_base = 175

SPECrate®2017\_fp\_peak = Not Run

CPU2017 License: 9019

Test Date: Sep-2021

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2021

Tested by: Cisco Systems

Software Availability: Dec-2020

## Base Optimization Flags (Continued)

C++ benchmarks:

```
-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -fno-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-mbranches-within-32B-boundaries -ljemalloc  
-L/usr/local/jemalloc64-5.0.1/lib
```

Fortran benchmarks:

```
-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ipo -no-prec-div  
-qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles -qopt-mem-layout-trans=4  
-nostandard-realloc-lhs -align array32byte -auto  
-mbranches-within-32B-boundaries -ljemalloc  
-L/usr/local/jemalloc64-5.0.1/lib
```

Benchmarks using both Fortran and C:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math  
-fno-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles  
-mbranches-within-32B-boundaries -nostandard-realloc-lhs  
-align array32byte -auto -ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

Benchmarks using both C and C++:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math  
-fno-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-mbranches-within-32B-boundaries -ljemalloc  
-L/usr/local/jemalloc64-5.0.1/lib
```

Benchmarks using Fortran, C, and C++:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math  
-fno-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles  
-mbranches-within-32B-boundaries -nostandard-realloc-lhs  
-align array32byte -auto -ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

The flags files that were used to format this result can be browsed at

[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.html](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.html)  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-ICX-revG.html>

You can also download the XML flags sources by saving the following links:

[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.xml](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml)  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-ICX-revG.xml>



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6312U,  
2.40GHz)

SPECrate®2017\_fp\_base = 175

SPECrate®2017\_fp\_peak = Not Run

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Sep-2021

**Hardware Availability:** Apr-2021

**Software Availability:** Dec-2020

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.8 on 2021-09-09 07:58:15-0400.

Report generated on 2021-09-29 12:25:04 by CPU2017 PDF formatter v6442.

Originally published on 2021-09-28.