



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Dell Inc.

### SPECrate®2017\_fp\_base = 115

### PowerEdge M640 (Intel Xeon Silver 4215R, 3.20 GHz)

### SPECrate®2017\_fp\_peak = 119

CPU2017 License: 55


Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: Nov-2021

Hardware Availability: Apr-2019

Software Availability: May-2021



### Hardware

CPU Name: Intel Xeon Silver 4215R  
 Max MHz: 4000  
 Nominal: 3200  
 Enabled: 16 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 11 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (12 x 32 GB 2Rx4 PC4-2933Y-R, running at 2400)  
 Storage: 125 GB on tmpfs  
 Other: None

### Software

OS: Red Hat Enterprise Linux 8.4 (Ootpa)  
 4.18.0-305.el8.x86\_64  
 Compiler: C/C++: Version 2021.1 of Intel oneAPI DPC++/C++ Compiler Build 20201113 for Linux;  
 Fortran: Version 2021.1 of Intel Fortran Compiler Classic Build 20201112 for Linux;  
 C/C++: Version 2021.1 of Intel C/C++ Compiler Classic Build 20201112 for Linux  
 Parallel: No  
 Firmware: Version 2.12.2 released Jul-2021  
 File System: tmpfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: jemalloc memory allocator V5.0.1  
 Power Management: BIOS and OS set to prefer performance at the cost of additional power usage.



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 115

PowerEdge M640 (Intel Xeon Silver 4215R, 3.20 GHz)

SPECrate®2017\_fp\_peak = 119

CPU2017 License: 55  
Test Sponsor: Dell Inc.  
Tested by: Dell Inc.

Test Date: Nov-2021  
Hardware Availability: Apr-2019  
Software Availability: May-2021

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	32	1064	302	<b><u>1065</u></b>	<b><u>301</u></b>			16	522	307	<b><u>523</u></b>	<b><u>307</u></b>		
507.cactuBSSN_r	32	301	135	<b><u>308</u></b>	<b><u>132</u></b>			32	301	135	<b><u>308</u></b>	<b><u>132</u></b>		
508.namd_r	32	418	72.8	<b><u>419</u></b>	<b><u>72.6</u></b>			32	418	72.8	<b><u>419</u></b>	<b><u>72.6</u></b>		
510.parest_r	32	1394	60.1	<b><u>1397</u></b>	<b><u>59.9</u></b>			16	<b><u>627</u></b>	<b><u>66.8</u></b>	626	66.9		
511.povray_r	32	541	138	<b><u>543</u></b>	<b><u>138</u></b>			32	459	163	<b><u>461</u></b>	<b><u>162</u></b>		
519.lbm_r	32	528	63.8	<b><u>544</u></b>	<b><u>62.0</u></b>			32	528	63.8	<b><u>544</u></b>	<b><u>62.0</u></b>		
521.wrf_r	32	<b><u>594</u></b>	<b><u>121</u></b>	590	121			32	<b><u>594</u></b>	<b><u>121</u></b>	590	121		
526.blender_r	32	<b><u>416</u></b>	<b><u>117</u></b>	416	117			32	<b><u>416</u></b>	<b><u>117</u></b>	416	117		
527.cam4_r	32	<b><u>567</u></b>	<b><u>98.7</u></b>	567	98.8			32	<b><u>567</u></b>	<b><u>98.7</u></b>	567	98.8		
538.imagick_r	32	<b><u>232</u></b>	<b><u>343</u></b>	232	343			32	<b><u>232</u></b>	<b><u>343</u></b>	232	343		
544.nab_r	32	324	166	<b><u>325</u></b>	<b><u>166</u></b>			32	324	166	<b><u>325</u></b>	<b><u>166</u></b>		
549.fotonik3d_r	32	1216	103	<b><u>1227</u></b>	<b><u>102</u></b>			32	1216	103	<b><u>1227</u></b>	<b><u>102</u></b>		
554.roms_r	32	1003	50.7	<b><u>1005</u></b>	<b><u>50.6</u></b>			16	<b><u>420</u></b>	<b><u>60.5</u></b>	418	60.9		

SPECrate®2017\_fp\_base = 115

SPECrate®2017\_fp\_peak = 119

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH =  
"/mnt/ramdisk/kavya/lib/intel64:/mnt/ramdisk/kavya/je5.0.1-64"  
MALLOCONF = "retain:true"

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM memory using Red Hat Enterprise Linux 8.1  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 115

PowerEdge M640 (Intel Xeon Silver 4215R, 3.20 GHz)

SPECrate®2017\_fp\_peak = 119

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: Nov-2021

Hardware Availability: Apr-2019

Software Availability: May-2021

## General Notes (Continued)

Filesystem page cache synced and cleared with:  
 sync; echo 3> /proc/sys/vm/drop\_caches  
 runcpu command invoked through numactl i.e.:  
 numactl --interleave=all runcpu <etc>  
 jemalloc, a general purpose malloc implementation  
 built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5  
 sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.  
 Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.  
 Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Benchmark run from a 125 GB ramdisk created with the cmd: "mount -t tmpfs -o size=125G tmpfs /mnt/ramdisk"

## Platform Notes

BIOS Settings:

Sub NUMA Cluster : 2-Way Clustering

Virtualization Technology : Disabled

System Profile : Custom

CPU Power Management : Maximum Performance

C1E : Disabled

C States : Autonomous

Memory Patrol Scrub : Disabled

Energy Efficiency Policy : Performance

CPU Interconnect Bus Link

Power Management : Disabled

PCI ASPM L1 Link

Power Management : Disabled

Sysinfo program /mnt/ramdisk/kavya/bin/sysinfo

Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d

running on localhost.localdomain Thu Nov 4 17:11:31 2021

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Silver 4215R CPU @ 3.20GHz

2 "physical id"s (chips)

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 115

PowerEdge M640 (Intel Xeon Silver 4215R, 3.20 GHz)

SPECrate®2017\_fp\_peak = 119

CPU2017 License: 55

Test Date: Nov-2021

Test Sponsor: Dell Inc.

Hardware Availability: Apr-2019

Tested by: Dell Inc.

Software Availability: May-2021

## Platform Notes (Continued)

32 "processors"  
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 8
siblings  : 16
physical 0: cores 0 1 2 3 4 5 6 7
physical 1: cores 0 1 2 3 4 5 6 7
```

From lscpu from util-linux 2.32.1:

```
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
CPU(s):                32
On-line CPU(s) list:  0-31
Thread(s) per core:    2
Core(s) per socket:    8
Socket(s):             2
NUMA node(s):         2
Vendor ID:             GenuineIntel
BIOS Vendor ID:       Intel
CPU family:            6
Model:                85
Model name:            Intel(R) Xeon(R) Silver 4215R CPU @ 3.20GHz
BIOS Model name:      Intel(R) Xeon(R) Silver 4215R CPU @ 3.20GHz
Stepping:              7
CPU MHz:               1204.876
CPU max MHz:           4000.0000
CPU min MHz:           1000.0000
BogoMIPS:              6400.00
Virtualization:       VT-x
L1d cache:             32K
L1i cache:             32K
L2 cache:              1024K
L3 cache:              11264K
NUMA node0 CPU(s):    0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30
NUMA node1 CPU(s):    1,3,5,7,9,11,13,15,17,19,21,23,25,27,29,31
Flags:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3
invpcid_single intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced fsgsbase tsc_adjust
bmi1 hle avx2 smep bmi2 erms invpcid cqm mpx rdt_a avx512f avx512dq rdseed adx smap
clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves
cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local dtherm ida arat pln pts pku ospke
avx512_vnni md_clear flush_l1d arch_capabilities
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 115

PowerEdge M640 (Intel Xeon Silver 4215R, 3.20 GHz)

SPECrate®2017\_fp\_peak = 119

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: Nov-2021

Hardware Availability: Apr-2019

Software Availability: May-2021

## Platform Notes (Continued)

```
/proc/cpuinfo cache data
cache size : 11264 KB
```

```
From numactl --hardware
```

```
WARNING: a numactl 'node' might or might not correspond to a physical chip.
```

```
available: 2 nodes (0-1)
node 0 cpus: 0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30
node 0 size: 192073 MB
node 0 free: 179031 MB
node 1 cpus: 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31
node 1 size: 193494 MB
node 1 free: 170768 MB
node distances:
node  0  1
  0:  10  21
  1:  21  10
```

```
From /proc/meminfo
```

```
MemTotal:      394822048 kB
HugePages_Total:      0
Hugepagesize:    2048 kB
```

```
/sbin/tuned-adm active
Current active profile: throughput-performance
```

```
/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has
performance
```

```
From /etc/*release* /etc/*version*
```

```
os-release:
NAME="Red Hat Enterprise Linux"
VERSION="8.4 (Ootpa)"
ID="rhel"
ID_LIKE="fedora"
VERSION_ID="8.4"
PLATFORM_ID="platform:el8"
PRETTY_NAME="Red Hat Enterprise Linux 8.4 (Ootpa)"
ANSI_COLOR="0;31"
redhat-release: Red Hat Enterprise Linux release 8.4 (Ootpa)
system-release: Red Hat Enterprise Linux release 8.4 (Ootpa)
system-release-cpe: cpe:/o:redhat:enterprise_linux:8.4:ga
```

```
uname -a:
```

```
Linux localhost.localdomain 4.18.0-305.el8.x86_64 #1 SMP Thu Apr 29 08:54:30 EDT 2021
x86_64 x86_64 x86_64 GNU/Linux
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 115

PowerEdge M640 (Intel Xeon Silver 4215R, 3.20 GHz)

SPECrate®2017\_fp\_peak = 119

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: Nov-2021

Hardware Availability: Apr-2019

Software Availability: May-2021

## Platform Notes (Continued)

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):	KVM: Mitigation: Split huge pages
CVE-2018-3620 (L1 Terminal Fault):	Not affected
Microarchitectural Data Sampling:	Not affected
CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):	Mitigation: usercopy/swapgs barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling):	Not affected
CVE-2019-11135 (TSX Asynchronous Abort):	Mitigation: TSX disabled

run-level 3 Nov 3 11:45

SPEC is set to: /mnt/ramdisk/kavya

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
tmpfs	tmpfs	125G	34G	92G	27%	/mnt/ramdisk

```

From /sys/devices/virtual/dmi/id
Vendor:          Dell Inc.
Product:         PowerEdge M640
Product Family: PowerEdge

```

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

```

5x 00AD00B300AD HMA84GR7CJR4N-WM 32 GB 2 rank 2933, configured at 2400
4x 00AD063200AD HMA84GR7CJR4N-WM 32 GB 2 rank 2933, configured at 2400
3x 00AD069D00AD HMA84GR7CJR4N-WM 32 GB 2 rank 2933, configured at 2400

```

BIOS:

```

BIOS Vendor:      Dell Inc.
BIOS Version:     2.12.2
BIOS Date:        07/12/2021
BIOS Revision:    2.12

```

(End of data from sysinfo program)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 115

PowerEdge M640 (Intel Xeon Silver 4215R, 3.20 GHz)

SPECrate®2017\_fp\_peak = 119

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: Nov-2021

Hardware Availability: Apr-2019

Software Availability: May-2021

## Compiler Version Notes

```
=====
C                | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
                  | 544.nab_r(base, peak)
=====
```

```
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
=====
```

```
=====
C++              | 508.namd_r(base, peak) 510.parest_r(base, peak)
=====
```

```
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
=====
```

```
=====
C++, C           | 511.povray_r(peak)
=====
```

```
Intel(R) C++ Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
=====
```

```
=====
C++, C           | 511.povray_r(base) 526.blender_r(base, peak)
=====
```

```
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
=====
```

```
=====
C++, C           | 511.povray_r(peak)
=====
```

```
Intel(R) C++ Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
64, Version 2021.1 Build 20201112_000000
=====
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 115

PowerEdge M640 (Intel Xeon Silver 4215R, 3.20 GHz)

SPECrate®2017\_fp\_peak = 119

CPU2017 License: 55  
Test Sponsor: Dell Inc.  
Tested by: Dell Inc.

Test Date: Nov-2021  
Hardware Availability: Apr-2019  
Software Availability: May-2021

## Compiler Version Notes (Continued)

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
C++, C | 511.povray\_r(base) 526.blender\_r(base, peak)

-----  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
C++, C, Fortran | 507.cactuBSSN\_r(base, peak)

-----  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
Fortran | 503.bwaves\_r(base, peak) 549.fotonik3d\_r(base, peak)  
| 554.roms\_r(base, peak)

-----  
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
Fortran, C | 521.wrf\_r(base, peak) 527.cam4\_r(base, peak)

-----  
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.





# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 115

PowerEdge M640 (Intel Xeon Silver 4215R, 3.20 GHz)

SPECrate®2017\_fp\_peak = 119

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: Nov-2021

Hardware Availability: Apr-2019

Software Availability: May-2021

## Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icx

Benchmarks using both C and C++:

icpx icx

Benchmarks using Fortran, C, and C++:

icpx icx ifort

## Base Portability Flags

```
503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX2 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries -ljemalloc
-L/usr/local/jemalloc64-5.0.1/lib
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 115

PowerEdge M640 (Intel Xeon Silver 4215R, 3.20 GHz)

SPECrate®2017\_fp\_peak = 119

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: Nov-2021

Hardware Availability: Apr-2019

Software Availability: May-2021

## Base Optimization Flags (Continued)

C++ benchmarks:

```
-w -m64 -Wl,-z,muldefs -xCORE-AVX2 -Ofast -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries -ljemalloc
-L/usr/local/jemalloc64-5.0.1/lib
```

Fortran benchmarks:

```
-w -m64 -Wl,-z,muldefs -xCORE-AVX2 -O3 -ipo -no-prec-div
-qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte -auto
-mbranches-within-32B-boundaries -ljemalloc
-L/usr/local/jemalloc64-5.0.1/lib
```

Benchmarks using both Fortran and C:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX2 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-mbranches-within-32B-boundaries -nostandard-realloc-lhs
-align array32byte -auto -ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

Benchmarks using both C and C++:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX2 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries -ljemalloc
-L/usr/local/jemalloc64-5.0.1/lib
```

Benchmarks using Fortran, C, and C++:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX2 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-mbranches-within-32B-boundaries -nostandard-realloc-lhs
-align array32byte -auto -ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

## Peak Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 115

PowerEdge M640 (Intel Xeon Silver 4215R, 3.20 GHz)

SPECrate®2017\_fp\_peak = 119

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: Nov-2021

Hardware Availability: Apr-2019

Software Availability: May-2021

## Peak Compiler Invocation (Continued)

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icx

Benchmarks using both C and C++:

511.povray\_r: icpc icc

526.blender\_r: icpx icx

Benchmarks using Fortran, C, and C++:

icpx icx ifort

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

519.lbm\_r: basepeak = yes

538.imagick\_r: basepeak = yes

544.nab\_r: basepeak = yes

C++ benchmarks:

508.namd\_r: basepeak = yes

510.parest\_r: -w -m64 -Wl,-z,muldefs -xCORE-AVX2 -Ofast -ffast-math  
-flto -mfpmath=sse -funroll-loops  
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries  
-ljmalloc -L/usr/local/jemalloc64-5.0.1/lib

Fortran benchmarks:

503.bwaves\_r: -w -m64 -Wl,-z,muldefs -xCORE-AVX2 -O3 -ipo  
-no-prec-div -qopt-prefetch -ffinite-math-only

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 115

PowerEdge M640 (Intel Xeon Silver 4215R, 3.20 GHz)

SPECrate®2017\_fp\_peak = 119

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: Nov-2021

Hardware Availability: Apr-2019

Software Availability: May-2021

## Peak Optimization Flags (Continued)

503.bwaves\_r (continued):

```
-qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs
-align array32byte -auto -mbranches-within-32B-boundaries
-ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

549.fotonik3d\_r: basepeak = yes

554.roms\_r: Same as 503.bwaves\_r

Benchmarks using both Fortran and C:

521.wrf\_r: basepeak = yes

527.cam4\_r: basepeak = yes

Benchmarks using both C and C++:

```
511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2 -O3 -ipo
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

526.blender\_r: basepeak = yes

Benchmarks using Fortran, C, and C++:

507.cactuBSSN\_r: basepeak = yes

The flags files that were used to format this result can be browsed at

[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.html](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.html)

<http://www.spec.org/cpu2017/flags/Dell-Platform-Flags-PowerEdge-Intel-ICX-rev1.4.html>

You can also download the XML flags sources by saving the following links:

[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.xml](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml)

<http://www.spec.org/cpu2017/flags/Dell-Platform-Flags-PowerEdge-Intel-ICX-rev1.4.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.8 on 2021-11-04 17:11:31-0400.

Report generated on 2021-11-24 11:18:01 by CPU2017 PDF formatter v6442.

Originally published on 2021-11-23.