



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

SPECrate®2017\_fp\_base = 338

Cisco UCS C225 M6 (AMD EPYC 7352 24-Core)

SPECrate®2017\_fp\_peak = 358

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021



### Hardware

CPU Name: AMD EPYC 7352  
 Max MHz: 3200  
 Nominal: 2300  
 Enabled: 48 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 512 KB I+D on chip per core  
 L3: 128 MB I+D on chip per chip,  
 16 MB shared / 3 cores  
 Other: None  
 Memory: 2 TB (16 x 128 GB 4Rx4 PC4-3200AA-L)  
 Storage: 1 x 960 GB M.2 SSD SATA  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 15 SP3 (x86\_64)  
 kernel version  
 5.3.18-57-default  
 Compiler: C/C++/Fortran: Version 3.0.0 of AOCC  
 Parallel: No  
 Firmware: Version 4.2.1c released Aug-2021  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: jemalloc: jemalloc memory allocator library v5.1.0  
 Power Management: BIOS and OS set to prefer performance at the cost of additional power usage



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

SPECrate®2017\_fp\_base = 338

Cisco UCS C225 M6 (AMD EPYC 7352 24-Core)

SPECrate®2017\_fp\_peak = 358

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	96	1621	594	1623	593	<u>1622</u>	<u>593</u>	24	402	598	<u>403</u>	<u>598</u>	403	597
507.cactuBSSN_r	96	249	487	<u>251</u>	<u>485</u>	251	485	96	247	493	247	493	<u>247</u>	<u>493</u>
508.namd_r	96	364	251	364	251	<u>364</u>	<u>251</u>	96	363	251	364	251	<u>364</u>	<u>251</u>
510.parest_r	96	1163	216	1177	213	<u>1174</u>	<u>214</u>	48	348	360	349	360	<u>349</u>	<u>360</u>
511.povray_r	96	624	359	626	358	<u>625</u>	<u>358</u>	96	624	359	626	358	<u>625</u>	<u>358</u>
519.lbm_r	96	666	152	<u>666</u>	<u>152</u>	666	152	96	665	152	<u>666</u>	<u>152</u>	666	152
521.wrf_r	96	611	352	<u>612</u>	<u>352</u>	616	349	96	611	352	<u>612</u>	<u>352</u>	616	349
526.blender_r	96	394	371	396	369	<u>396</u>	<u>369</u>	96	394	371	396	369	<u>396</u>	<u>369</u>
527.cam4_r	96	484	347	<u>473</u>	<u>355</u>	472	355	96	<u>466</u>	<u>360</u>	466	360	471	356
538.imagick_r	96	183	1300	<u>183</u>	<u>1300</u>	183	1310	96	182	1310	182	1310	<u>182</u>	<u>1310</u>
544.nab_r	96	<u>340</u>	<u>475</u>	340	475	340	476	96	339	477	<u>339</u>	<u>477</u>	339	477
549.fotonik3d_r	96	<u>1789</u>	<u>209</u>	1791	209	1789	209	48	878	213	<u>877</u>	<u>213</u>	876	213
554.roms_r	96	1027	148	1022	149	<u>1026</u>	<u>149</u>	48	428	178	<u>429</u>	<u>178</u>	430	177

SPECrate®2017\_fp\_base = **338**

SPECrate®2017\_fp\_peak = **358**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Compiler Notes

The AMD64 AOCC Compiler Suite is available at <http://developer.amd.com/amd-aocc/>

## Submit Notes

The config file option 'submit' was used.  
'numactl' was used to bind copies to the cores.  
See the configuration file for details.

## Operating System Notes

'ulimit -s unlimited' was used to set environment stack size limit  
'ulimit -l 2097152' was used to set environment locked pages in memory limit  
runcpu command invoked through numactl i.e.:  
numactl --interleave=all runcpu <etc>  
'echo 8 > /proc/sys/vm/dirty\_ratio' run as root to limit dirty cache to 8% of memory.  
'echo 1 > /proc/sys/vm/swappiness' run as root to limit swap usage to minimum necessary.  
'echo 1 > /proc/sys/vm/zone\_reclaim\_mode' run as root to free node-local memory and avoid remote memory usage.

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_fp\_base = 338

Cisco UCS C225 M6 (AMD EPYC 7352 24-Core)

SPECrate®2017\_fp\_peak = 358

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

## Operating System Notes (Continued)

'sync; echo 3 > /proc/sys/vm/drop\_caches' run as root to reset filesystem caches.  
'sysctl -w kernel.randomize\_va\_space=0' run as root to disable address space layout randomization (ASLR) to reduce run-to-run variability.  
'echo always > /sys/kernel/mm/transparent\_hugepage/enabled' and  
'echo always > /sys/kernel/mm/transparent\_hugepage/defrag' run as root for peak integer runs and all FP runs to enable Transparent Hugepages (THP).  
'cpupower frequency-set -g performance' run as root to set the scaling governor to performance.

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH =  
    "/home/cpu2017/amd_rate_aocc300_milan_B_lib/lib;/home/cpu2017/amd_rate_a  
    occ300_milan_B_lib/lib32:"  
MALLOCONF = "retain:true"
```

## General Notes

Binaries were compiled on a system with 2x AMD EPYC 7742 CPU + 1TiB Memory using OpenSUSE 15.2

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc: configured and built with GCC v4.8.2 in RHEL 7.4 (No options specified)

jemalloc 5.1.0 is available here:

<https://github.com/jemalloc/jemalloc/releases/download/5.1.0/jemalloc-5.1.0.tar.bz2>

## Platform Notes

BIOS Configuration

SMT Mode set to Auto

NUMA nodes per socket set to NPS4

ACPI SRAT L3 Cache As NUMA Domain set to Enabled

DRAM Scrub Time set to Disabled

Determinism Slider set to Power

Memory Interleaving set to Auto

APBDIS set to 1

Sysinfo program /home/cpu2017/bin/sysinfo

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

SPECrate®2017\_fp\_base = 338

Cisco UCS C225 M6 (AMD EPYC 7352 24-Core)

SPECrate®2017\_fp\_peak = 358

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

### Platform Notes (Continued)

Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d  
running on localhost Thu Oct 28 05:00:29 2021

SUT (System Under Test) info as seen by some common utilities.  
For more information on this section, see  
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : AMD EPYC 7352 24-Core Processor
 2 "physical id"s (chips)
 96 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 24
siblings : 48
physical 0: cores 0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30
physical 1: cores 0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30
```

From lscpu from util-linux 2.36.2:

```
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
Address sizes: 43 bits physical, 48 bits virtual
CPU(s): 96
On-line CPU(s) list: 0-95
Thread(s) per core: 2
Core(s) per socket: 24
Socket(s): 2
NUMA node(s): 8
Vendor ID: AuthenticAMD
CPU family: 23
Model: 49
Model name: AMD EPYC 7352 24-Core Processor
Stepping: 0
Frequency boost: enabled
CPU MHz: 2107.475
CPU max MHz: 2300.0000
CPU min MHz: 1500.0000
BogoMIPS: 4591.22
Virtualization: AMD-V
L1d cache: 1.5 MiB
L1i cache: 1.5 MiB
L2 cache: 24 MiB
L3 cache: 256 MiB
NUMA node0 CPU(s): 0-5,48-53
NUMA node1 CPU(s): 6-11,54-59
NUMA node2 CPU(s): 12-17,60-65
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

SPECrate®2017\_fp\_base = 338

Cisco UCS C225 M6 (AMD EPYC 7352 24-Core)

SPECrate®2017\_fp\_peak = 358

CPU2017 License: 9019

Test Date: Oct-2021

Test Sponsor: Cisco Systems

Hardware Availability: Jun-2021

Tested by: Cisco Systems

Software Availability: Jun-2021

### Platform Notes (Continued)

```

NUMA node3 CPU(s):          18-23,66-71
NUMA node4 CPU(s):          24-29,72-77
NUMA node5 CPU(s):          30-35,78-83
NUMA node6 CPU(s):          36-41,84-89
NUMA node7 CPU(s):          42-47,90-95
Vulnerability Itlb multihit: Not affected
Vulnerability L1tf:         Not affected
Vulnerability Mds:          Not affected
Vulnerability Meltdown:     Not affected
Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl and seccomp
Vulnerability Spectre v1:    Mitigation; usercopy/swapgs barriers and __user pointer sanitization
Vulnerability Spectre v2:    Mitigation; Full AMD retpoline, IBPB conditional, IBRS_FW, STIBP conditional, RSB filling
Vulnerability Srbds:         Not affected
Vulnerability Tsx async abort: Not affected
Flags:                       fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt pdpe1gb rdtscp lm constant_tsc rep_good nopl nonstop_tsc cpuid extd_apicid aperfmperf pni pclmulqdq monitor ssse3 fma cx16 sse4_1 sse4_2 movbe popcnt aes xsave avx f16c rdrand lahf_lm cmp_legacy svm extapic cr8_legacy abm sse4a misalignsse 3dnowprefetch osvw ibs skinit wdt tce topoext perfctr_core perfctr_nb bpext perfctr_llc mwaitx cpb cat_l3 cdp_l3 hw_pstate sme ssbd mba sev ibrs ibpb stibp vmmcall sev_es fsgsbase bmi1 avx2 smep bmi2 cqm rdt_a rdseed adx smap clflushopt clwb sha_ni xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local clzero irperf xsaveerptr wbnoinvd arat npt lbrv svm_lock nrip_save tsc_scale vmcb_clean flushbyasid decodeassists pausefilter pfthreshold avic v_vmsave_vmload vgif umip rdpid overflow_recov succor smca

```

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	32K	1.5M	8	Data	1	64	1	64
L1i	32K	1.5M	8	Instruction	1	64	1	64
L2	512K	24M	8	Unified	2	1024	1	64
L3	16M	256M	16	Unified	3	16384	1	64

```

/proc/cpuinfo cache data
cache size : 512 KB

```

From numactl --hardware

```

WARNING: a numactl 'node' might or might not correspond to a physical chip.
available: 8 nodes (0-7)
node 0 cpus: 0 1 2 3 4 5 48 49 50 51 52 53
node 0 size: 257860 MB
node 0 free: 257300 MB
node 1 cpus: 6 7 8 9 10 11 54 55 56 57 58 59

```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

SPECrate®2017\_fp\_base = 338

Cisco UCS C225 M6 (AMD EPYC 7352 24-Core)

SPECrate®2017\_fp\_peak = 358

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

### Platform Notes (Continued)

```

node 1 size: 258009 MB
node 1 free: 257703 MB
node 2 cpus: 12 13 14 15 16 17 60 61 62 63 64 65
node 2 size: 258043 MB
node 2 free: 257688 MB
node 3 cpus: 18 19 20 21 22 23 66 67 68 69 70 71
node 3 size: 258031 MB
node 3 free: 257669 MB
node 4 cpus: 24 25 26 27 28 29 72 73 74 75 76 77
node 4 size: 258043 MB
node 4 free: 257722 MB
node 5 cpus: 30 31 32 33 34 35 78 79 80 81 82 83
node 5 size: 258043 MB
node 5 free: 257742 MB
node 6 cpus: 36 37 38 39 40 41 84 85 86 87 88 89
node 6 size: 258043 MB
node 6 free: 257728 MB
node 7 cpus: 42 43 44 45 46 47 90 91 92 93 94 95
node 7 size: 258042 MB
node 7 free: 257693 MB
node distances:
node  0  1  2  3  4  5  6  7
0:  10 12 12 12 32 32 32 32
1:  12 10 12 12 32 32 32 32
2:  12 12 10 12 32 32 32 32
3:  12 12 12 10 32 32 32 32
4:  32 32 32 32 10 12 12 12
5:  32 32 32 32 12 10 12 12
6:  32 32 32 32 12 12 10 12
7:  32 32 32 32 12 12 12 10

```

From /proc/meminfo

MemTotal: 2113658788 kB

HugePages\_Total: 0

Hugepagesize: 2048 kB

/sys/devices/system/cpu/cpu\*/cpufreq/scaling\_governor has performance

From /etc/\*release\* /etc/\*version\*

os-release:

NAME="SLES"

VERSION="15-SP3"

VERSION\_ID="15.3"

PRETTY\_NAME="SUSE Linux Enterprise Server 15 SP3"

ID="sles"

ID\_LIKE="suse"

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

SPECrate®2017\_fp\_base = 338

Cisco UCS C225 M6 (AMD EPYC 7352 24-Core)

SPECrate®2017\_fp\_peak = 358

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

### Platform Notes (Continued)

ANSI\_COLOR="0;32"

CPE\_NAME="cpe:/o:suse:sles:15:sp3"

uname -a:

```
Linux localhost 5.3.18-57-default #1 SMP Wed Apr 28 10:54:41 UTC 2021 (ba3c2e9) x86_64
x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):	Not affected
CVE-2018-3620 (L1 Terminal Fault):	Not affected
Microarchitectural Data Sampling:	Not affected
CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):	Mitigation: usercopy/swaps barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Full AMD retpoline, IBPB: conditional, IBRS_FW, STIBP: conditional, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling):	Not affected
CVE-2019-11135 (TSX Asynchronous Abort):	Not affected

run-level 3 Oct 27 13:59

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda3	xfs	557G	11G	546G	2%	/

From /sys/devices/virtual/dmi/id

Vendor:	Cisco Systems Inc
Product:	UCSC-C225-M6S
Serial:	WZP252309U3

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

16x 0xCE00 M386AAG40AM3-CWE 128 GB 4 rank 3200

BIOS:

BIOS Vendor:	Cisco Systems Inc
BIOS Version:	C225M6.4.2.1c.0.0806211349
BIOS Date:	08/06/2021

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

SPECrate®2017\_fp\_base = 338

Cisco UCS C225 M6 (AMD EPYC 7352 24-Core)

SPECrate®2017\_fp\_peak = 358

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Oct-2021  
**Hardware Availability:** Jun-2021  
**Software Availability:** Jun-2021

### Platform Notes (Continued)

BIOS Revision: 5.14

(End of data from sysinfo program)

### Compiler Version Notes

=====  
C | 519.lbm\_r(base, peak) 538.imagick\_r(base, peak)  
| 544.nab\_r(base, peak)  
=====

AMD clang version 12.0.0 (CLANG: AOCC\_3.0.0-Build#78 2020\_12\_10) (based on LLVM Mirror.Version.12.0.0)  
Target: x86\_64-unknown-linux-gnu  
Thread model: posix  
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin  
=====

=====  
C++ | 508.namd\_r(base, peak) 510.parest\_r(base, peak)  
=====

AMD clang version 12.0.0 (CLANG: AOCC\_3.0.0-Build#78 2020\_12\_10) (based on LLVM Mirror.Version.12.0.0)  
Target: x86\_64-unknown-linux-gnu  
Thread model: posix  
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin  
=====

=====  
C++, C | 511.povray\_r(base, peak) 526.blender\_r(base, peak)  
=====

AMD clang version 12.0.0 (CLANG: AOCC\_3.0.0-Build#78 2020\_12\_10) (based on LLVM Mirror.Version.12.0.0)  
Target: x86\_64-unknown-linux-gnu  
Thread model: posix  
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin  
AMD clang version 12.0.0 (CLANG: AOCC\_3.0.0-Build#78 2020\_12\_10) (based on LLVM Mirror.Version.12.0.0)  
Target: x86\_64-unknown-linux-gnu  
Thread model: posix  
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin  
=====

=====  
C++, C, Fortran | 507.cactuBSSN\_r(base, peak)  
=====

AMD clang version 12.0.0 (CLANG: AOCC\_3.0.0-Build#78 2020\_12\_10) (based on

(Continued on next page)





# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

SPECrate®2017\_fp\_base = 338

Cisco UCS C225 M6 (AMD EPYC 7352 24-Core)

SPECrate®2017\_fp\_peak = 358

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

### Compiler Version Notes (Continued)

```

LLVM Mirror.Version.12.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin
AMD clang version 12.0.0 (CLANG: AOCC_3.0.0-Build#78 2020_12_10) (based on
LLVM Mirror.Version.12.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin
AMD clang version 12.0.0 (CLANG: AOCC_3.0.0-Build#78 2020_12_10) (based on
LLVM Mirror.Version.12.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin

```

```

=====
Fortran          | 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak)
                  | 554.roms_r(base, peak)
=====

```

```

AMD clang version 12.0.0 (CLANG: AOCC_3.0.0-Build#78 2020_12_10) (based on
LLVM Mirror.Version.12.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin

```

```

=====
Fortran, C      | 521.wrf_r(base, peak) 527.cam4_r(base, peak)
=====

```

```

AMD clang version 12.0.0 (CLANG: AOCC_3.0.0-Build#78 2020_12_10) (based on
LLVM Mirror.Version.12.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin
AMD clang version 12.0.0 (CLANG: AOCC_3.0.0-Build#78 2020_12_10) (based on
LLVM Mirror.Version.12.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin

```

### Base Compiler Invocation

C benchmarks:  
clang

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_fp\_base = 338

Cisco UCS C225 M6 (AMD EPYC 7352 24-Core)

SPECrate®2017\_fp\_peak = 358

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

## Base Compiler Invocation (Continued)

C++ benchmarks:

clang++

Fortran benchmarks:

flang

Benchmarks using both Fortran and C:

flang clang

Benchmarks using both C and C++:

clang++ clang

Benchmarks using Fortran, C, and C++:

clang++ clang flang

## Base Portability Flags

503.bwaves\_r: -DSPEC\_LP64  
507.cactuBSSN\_r: -DSPEC\_LP64  
508.namd\_r: -DSPEC\_LP64  
510.parest\_r: -DSPEC\_LP64  
511.povray\_r: -DSPEC\_LP64  
519.lbm\_r: -DSPEC\_LP64  
521.wrf\_r: -DSPEC\_CASE\_FLAG -Mbyteswapio -DSPEC\_LP64  
526.blender\_r: -funsigned-char -D\_\_BOOL\_DEFINED -DSPEC\_LP64  
527.cam4\_r: -DSPEC\_CASE\_FLAG -DSPEC\_LP64  
538.imagick\_r: -DSPEC\_LP64  
544.nab\_r: -DSPEC\_LP64  
549.fotonik3d\_r: -DSPEC\_LP64  
554.roms\_r: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-m64 -flto -Wl,-mllvm -Wl,-region-vectorize  
-Wl,-mllvm -Wl,-function-specialize  
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6  
-Wl,-mllvm -Wl,-reduce-array-computations=3 -O3 -ffast-math  
-march=znver3 -fveclib=AMDLIBM -fstruct-layout=5  
-mllvm -unroll-threshold=50 -mllvm -inline-threshold=1000

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

SPECrate®2017\_fp\_base = 338

Cisco UCS C225 M6 (AMD EPYC 7352 24-Core)

SPECrate®2017\_fp\_peak = 358

**CPU2017 License:** 9019

**Test Date:** Oct-2021

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Jun-2021

**Tested by:** Cisco Systems

**Software Availability:** Jun-2021

## Base Optimization Flags (Continued)

C benchmarks (continued):

```
-fremap-arrays -mllvm -function-specialize -flv-function-specialization
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3 -z muldefs
-lamdlibm -ljemalloc -lflang -lflangrti
```

C++ benchmarks:

```
-m64 -std=c++98 -mno-adx -mno-sse4a
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false -flto
-Wl,-mllvm -Wl,-region-vectorize -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -O3 -ffast-math
-march=znver3 -fveclib=AMDLIBM -mllvm -enable-partial-unswitch
-mllvm -unroll-threshold=100 -finline-aggressive
-flv-function-specialization -mllvm -loop-unswitch-threshold=200000
-mllvm -reroll-loops -mllvm -aggressive-loop-unswitch
-mllvm -extra-vectorizer-passes -mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -mllvm -convert-pow-exp-to-int=false
-z muldefs -lamdlibm -ljemalloc -lflang -lflangrti
```

Fortran benchmarks:

```
-m64 -Wl,-mllvm -Wl,-enable-X86-prefetching
-Wl,-mllvm -Wl,-enable-licm-vrp -flto -Wl,-mllvm -Wl,-region-vectorize
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Hz,1,0x1 -O3 -ffast-math
-march=znver3 -fveclib=AMDLIBM -Kieee -Mrecursive
-mllvm -fuse-tile-inner-loop -funroll-loops
-mllvm -extra-vectorizer-passes -mllvm -lsr-in-nested-loop
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -z muldefs -lamdlibm -ljemalloc
-lflang -lflangrti
```

Benchmarks using both Fortran and C:

```
-m64 -Wl,-mllvm -Wl,-enable-X86-prefetching
-Wl,-mllvm -Wl,-enable-licm-vrp -flto -Wl,-mllvm -Wl,-region-vectorize
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -O3 -ffast-math
-march=znver3 -fveclib=AMDLIBM -fstruct-layout=5
-mllvm -unroll-threshold=50 -mllvm -inline-threshold=1000
-fremap-arrays -mllvm -function-specialize -flv-function-specialization
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3 -Hz,1,0x1
-Kieee -Mrecursive -mllvm -fuse-tile-inner-loop -funroll-loops
-mllvm -extra-vectorizer-passes -mllvm -lsr-in-nested-loop -z muldefs
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

SPECrate®2017\_fp\_base = 338

Cisco UCS C225 M6 (AMD EPYC 7352 24-Core)

SPECrate®2017\_fp\_peak = 358

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

## Base Optimization Flags (Continued)

Benchmarks using both Fortran and C (continued):

```
-lamdlibm -ljemalloc -lflang -lflangrti
```

Benchmarks using both C and C++:

```
-m64 -std=c++98 -mno-adx -mno-sse4a
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false -flto
-Wl,-mllvm -Wl,-region-vectorize -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -O3 -ffast-math
-march=znver3 -fveclib=AMDLIBM -fstruct-layout=5
-mllvm -unroll-threshold=50 -mllvm -inline-threshold=1000
-freemap-arrays -mllvm -function-specialize -flv-function-specialization
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3
-mllvm -enable-partial-unswitch -mllvm -unroll-threshold=100
-finline-aggressive -mllvm -loop-unswitch-threshold=200000
-mllvm -reroll-loops -mllvm -aggressive-loop-unswitch
-mllvm -extra-vectorizer-passes -mllvm -convert-pow-exp-to-int=false
-z muldefs -lamdlibm -ljemalloc -lflang -lflangrti
```

Benchmarks using Fortran, C, and C++:

```
-m64 -std=c++98 -mno-adx -mno-sse4a
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false -flto
-Wl,-mllvm -Wl,-region-vectorize -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -O3 -ffast-math
-march=znver3 -fveclib=AMDLIBM -fstruct-layout=5
-mllvm -unroll-threshold=50 -mllvm -inline-threshold=1000
-freemap-arrays -mllvm -function-specialize -flv-function-specialization
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3
-mllvm -enable-partial-unswitch -mllvm -unroll-threshold=100
-finline-aggressive -mllvm -loop-unswitch-threshold=200000
-mllvm -reroll-loops -mllvm -aggressive-loop-unswitch
-mllvm -extra-vectorizer-passes -mllvm -convert-pow-exp-to-int=false
-Hz,1,0x1 -Kieee -Mrecursive -mllvm -fuse-tile-inner-loop
-funroll-loops -mllvm -lsr-in-nested-loop -z muldefs -lamdlibm
-ljemalloc -lflang -lflangrti
```

## Base Other Flags

C benchmarks:

```
-Wno-unused-command-line-argument
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_fp\_base = 338

Cisco UCS C225 M6 (AMD EPYC 7352 24-Core)

SPECrate®2017\_fp\_peak = 358

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

## Base Other Flags (Continued)

C++ benchmarks:

-Wno-unused-command-line-argument

Fortran benchmarks:

-Wno-unused-command-line-argument

Benchmarks using both Fortran and C:

-Wno-unused-command-line-argument

Benchmarks using both C and C++:

-Wno-unused-command-line-argument

Benchmarks using Fortran, C, and C++:

-Wno-unused-command-line-argument

## Peak Compiler Invocation

C benchmarks:

clang

C++ benchmarks:

clang++

Fortran benchmarks:

flang

Benchmarks using both Fortran and C:

flang clang

Benchmarks using both C and C++:

clang++ clang

Benchmarks using Fortran, C, and C++:

clang++ clang flang

## Peak Portability Flags

Same as Base Portability Flags



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

SPECrate®2017\_fp\_base = 338

Cisco UCS C225 M6 (AMD EPYC 7352 24-Core)

SPECrate®2017\_fp\_peak = 358

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

## Peak Optimization Flags

C benchmarks:

```
519.lbm_r: -m64 -flt0 -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast
-march=znver3 -fveclib=AMDLIBM -fstruct-layout=7
-mllvm -unroll-threshold=50 -fremap-arrays
-flv-function-specialization -mllvm -inline-threshold=1000
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -function-specialize -mllvm -enable-licm-vrp
-mllvm -reduce-array-computations=3 -lamdlibm -ljemalloc
```

538.imagick\_r: Same as 519.lbm\_r

```
544.nab_r: -m64 -flt0 -Wl,-mllvm -Wl,-region-vectorize
-Wl,-mllvm -Wl,-function-specialize -Ofast -march=znver3
-fveclib=AMDLIBM -fstruct-layout=7
-mllvm -unroll-threshold=50 -fremap-arrays
-flv-function-specialization -mllvm -inline-threshold=1000
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -function-specialize -mllvm -enable-licm-vrp
-mllvm -reduce-array-computations=3 -lamdlibm -ljemalloc
```

C++ benchmarks:

```
508.namd_r: -m64 -std=c++98 -mno-adx -mno-sse4a
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false
-Wl,-mllvm -Wl,-enable-licm-vrp -flt0
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast
-march=znver3 -fveclib=AMDLIBM -finline-aggressive
-mllvm -unroll-threshold=100 -flv-function-specialization
-mllvm -enable-licm-vrp -mllvm -reroll-loops
-mllvm -aggressive-loop-unswitch
-mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -lamdlibm -ljemalloc
```

```
510.parest_r: -m64 -std=c++98 -mno-adx -mno-sse4a
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false
-Wl,-mllvm -Wl,-enable-licm-vrp -flt0
-Wl,-mllvm -Wl,-suppress-fmas
-Wl,-mllvm -Wl,-function-specialize -Ofast -march=znver3
-fveclib=AMDLIBM -finline-aggressive
-mllvm -unroll-threshold=100 -flv-function-specialization
-mllvm -enable-licm-vrp -mllvm -reroll-loops
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_fp\_base = 338

Cisco UCS C225 M6 (AMD EPYC 7352 24-Core)

SPECrate®2017\_fp\_peak = 358

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

## Peak Optimization Flags (Continued)

510.parest\_r (continued):

```
-mllvm -aggressive-loop-unswitch
-mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -lamdlibm -ljemalloc
```

Fortran benchmarks:

```
503.bwaves_r: -m64 -Wl,-mllvm -Wl,-enable-X86-prefetching
-Wl,-mllvm -Wl,-enable-licm-vrp -flto
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast
-march=znver3 -fveclib=AMDLIBM -Kieee -Mrecursive
-mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -mllvm -enable-licm-vrp
-lamdlibm -ljemalloc -lflang -lflangrti
```

549.fotonik3d\_r: Same as 503.bwaves\_r

```
554.roms_r: -m64 -Wl,-mllvm -Wl,-enable-X86-prefetching
-Wl,-mllvm -Wl,-enable-licm-vrp -flto
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast
-march=znver3 -fveclib=AMDLIBM -Kieee -Mrecursive
-mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -mllvm -enable-licm-vrp
-Hz,1,0x1 -mllvm -fuse-tile-inner-loop -lamdlibm
-ljemalloc -lflang -lflangrti
```

Benchmarks using both Fortran and C:

521.wrf\_r: basepeak = yes

```
527.cam4_r: -m64 -Wl,-mllvm -Wl,-enable-X86-prefetching
-Wl,-mllvm -Wl,-enable-licm-vrp -flto
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-force-vector-interleave=1 -Ofast
-march=znver3 -fveclib=AMDLIBM -fstruct-layout=7
-mllvm -unroll-threshold=50 -fremap-arrays
-flv-function-specialization -mllvm -inline-threshold=1000
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -function-specialize -mllvm -enable-licm-vrp
-mllvm -reduce-array-computations=3 -O3 -ffast-math
-funroll-loops -mllvm -extra-vectorizer-passes
-mllvm -lsr-in-nested-loop -Mrecursive -lamdlibm
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_fp\_base = 338

Cisco UCS C225 M6 (AMD EPYC 7352 24-Core)

SPECrate®2017\_fp\_peak = 358

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

## Peak Optimization Flags (Continued)

527.cam4\_r (continued):

-ljemalloc -lflang -lflangrti

Benchmarks using both C and C++:

511.povray\_r: basepeak = yes

526.blender\_r: basepeak = yes

Benchmarks using Fortran, C, and C++:

-m64 -std=c++98 -mno-adx -mno-sse4a  
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false -Wl,-mllvm -Wl,-enable-licm-vrp  
-flto -Wl,-mllvm -Wl,-function-specialize  
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6  
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast -march=znver3  
-fveclib=AMDLIBM -fstruct-layout=7 -mllvm -unroll-threshold=50  
-fremap-arrays -flv-function-specialization  
-mllvm -inline-threshold=1000 -mllvm -enable-gvn-hoist  
-mllvm -global-vectorize-slp=true -mllvm -function-specialize  
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3  
-mllvm -unroll-threshold=100 -mllvm -loop-unswitch-threshold=200000  
-finline-aggressive -mllvm -reroll-loops  
-mllvm -aggressive-loop-unswitch -mllvm -extra-vectorizer-passes  
-mllvm -convert-pow-exp-to-int=false -Kieee -Mrecursive -lamdlibm  
-ljemalloc -lflang -lflangrti

## Peak Other Flags

C benchmarks:

-Wno-unused-command-line-argument

C++ benchmarks:

-Wno-unused-command-line-argument

Fortran benchmarks:

-Wno-unused-command-line-argument

Benchmarks using both Fortran and C:

-Wno-unused-command-line-argument

Benchmarks using both C and C++:

-Wno-unused-command-line-argument

(Continued on next page)





# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_fp\_base = 338

Cisco UCS C225 M6 (AMD EPYC 7352 24-Core)

SPECrate®2017\_fp\_peak = 358

CPU2017 License: 9019

Test Date: Oct-2021

Test Sponsor: Cisco Systems

Hardware Availability: Jun-2021

Tested by: Cisco Systems

Software Availability: Jun-2021

## Peak Other Flags (Continued)

Benchmarks using Fortran, C, and C++:

-Wno-unused-command-line-argument

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/aocc300-flags-B2.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-v2-revD.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/aocc300-flags-B2.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-v2-revD.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.8 on 2021-10-28 08:00:29-0400.

Report generated on 2021-12-01 14:21:54 by CPU2017 PDF formatter v6442.

Originally published on 2021-11-30.