



# SPEC CPU®2017 Integer Rate Result


Copyright 2017-2024 Standard Performance Evaluation Corporation

**Tyrone Systems**  
(Test Sponsor: Netweb Pte Ltd)  
Tyrone Camarero SDI100A3U-212  
(2.30 GHz, Intel Xeon Silver 4316)

**SPECrate®2017\_int\_base = 253**  
**SPECrate®2017\_int\_peak = 260**

**CPU2017 License:** 006042  
**Test Sponsor:** Netweb Pte Ltd  
**Tested by:** Tyrone Systems

**Test Date:** Sep-2022  
**Hardware Availability:** Jun-2021  
**Software Availability:** May-2022



### Hardware

CPU Name: Intel Xeon Silver 4316  
Max MHz: 3400  
Nominal: 2300  
Enabled: 40 cores, 2 chips, 2 threads/core  
Orderable: 1,2 chips  
Cache L1: 32 KB I + 48 KB D on chip per core  
L2: 1.25 MB I+D on chip per core  
L3: 30 MB I+D on chip per chip  
Other: None  
Memory: 1 TB (16 x 64 GB 2Rx4 PC4-3200AA-R, running at 2666)  
Storage: 1 x 512 GB NVMe SSD  
Other: None

### Software

OS: Red Hat Enterprise Linux release 8.5 (Ootpa) 4.18.0-348.el8.x86\_64  
Compiler: C/C++: Version 2022.1 of Intel oneAPI DPC++/C++ Compiler for Linux;  
Fortran: Version 2022.1 of Intel Fortran Compiler for Linux;  
Parallel: No  
Firmware: Version 1.2a released May-2022  
File System: xfs  
System State: Run level 3 (multi-user)  
Base Pointers: 64-bit  
Peak Pointers: 32/64-bit  
Other: jemalloc memory allocator V5.0.1  
Power Management: BIOS and OS set to prefer performance at the cost of additional power usage.



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

**Tyrone Camarero SDI100A3U-212**  
(2.30 GHz, Intel Xeon Silver 4316)

**SPECrate®2017\_int\_base = 253**

**SPECrate®2017\_int\_peak = 260**

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Tyrone Systems

**Test Date:** Sep-2022

**Hardware Availability:** Jun-2021

**Software Availability:** May-2022

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	80	<b><u>772</u></b>	<b><u>165</u></b>	777	164	771	165	80	705	181	<b><u>705</u></b>	<b><u>181</u></b>	707	180
502.gcc_r	80	<b><u>531</u></b>	<b><u>213</u></b>	530	214	532	213	80	474	239	<b><u>473</u></b>	<b><u>239</u></b>	473	240
505.mcf_r	80	<b><u>300</u></b>	<b><u>431</u></b>	300	430	298	433	80	<b><u>300</u></b>	<b><u>431</u></b>	300	430	298	433
520.omnetpp_r	80	603	174	<b><u>604</u></b>	<b><u>174</u></b>	607	173	80	603	174	<b><u>604</u></b>	<b><u>174</u></b>	607	173
523.xalancbmk_r	80	207	407	<b><u>207</u></b>	<b><u>408</u></b>	207	408	80	207	407	<b><u>207</u></b>	<b><u>408</u></b>	207	408
525.x264_r	80	285	491	<b><u>284</u></b>	<b><u>493</u></b>	284	493	80	267	525	267	524	<b><u>267</u></b>	<b><u>524</u></b>
531.deepsjeng_r	80	524	175	524	175	<b><u>524</u></b>	<b><u>175</u></b>	80	524	175	524	175	<b><u>524</u></b>	<b><u>175</u></b>
541.leela_r	80	793	167	793	167	<b><u>793</u></b>	<b><u>167</u></b>	80	793	167	793	167	<b><u>793</u></b>	<b><u>167</u></b>
548.exchange2_r	80	420	499	<b><u>420</u></b>	<b><u>498</u></b>	421	498	80	420	499	<b><u>420</u></b>	<b><u>498</u></b>	421	498
557.xz_r	80	627	138	<b><u>627</u></b>	<b><u>138</u></b>	627	138	80	627	138	<b><u>627</u></b>	<b><u>138</u></b>	627	138

**SPECrate®2017\_int\_base = 253**

**SPECrate®2017\_int\_peak = 260**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Compiler Notes

SPEC has ruled that the compiler used for this result was performing a compilation that specifically improves the performance of the 523.xalancbmk\_r / 623.xalancbmk\_s benchmarks using a priori knowledge of the SPEC code and dataset to perform a transformation that has narrow applicability.

In order to encourage optimizations that have wide applicability (see rule 1.4 [https://www.spec.org/cpu2017/Docs/runrules.html#rule\\_1.4](https://www.spec.org/cpu2017/Docs/runrules.html#rule_1.4)), SPEC will no longer publish results using this optimization.

This result is left in the SPEC results database for historical reference.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"  
MALLOC\_CONF = "retain:true"



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

**Tyrone Camarero SDI100A3U-212**  
(2.30 GHz, Intel Xeon Silver 4316)

**SPECrate®2017\_int\_base = 253**

**SPECrate®2017\_int\_peak = 260**

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Tyrone Systems

**Test Date:** Sep-2022

**Hardware Availability:** Jun-2021

**Software Availability:** May-2022

## General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM  
memory using Red Hat Enterprise Linux 8.4  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation

Filesystem page cache synced and cleared with:  
sync; echo 3> /proc/sys/vm/drop\_caches  
runcpu command invoked through numactl i.e.:  
numactl --interleave=all runcpu <etc>

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation  
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5  
sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

BIOS Settings:

Power Technology = Custom  
ENERGY\_PERF\_BIAS\_CFG mode = Maximum Performance  
SNC (Sub NUMA)= Enable  
KTI Prefetch= Enable  
LLC Dead Line Alloc = Disable  
Hyper-Threading = Enabled

Sysinfo program /home/cpu2017/bin/sysinfo  
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d  
running on icelake2 Fri Sep 30 14:22:49 2022

SUT (System Under Test) info as seen by some common utilities.  
For more information on this section, see  
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Silver 4316 CPU @ 2.30GHz
 2 "physical id"s (chips)
 80 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 20
siblings : 40
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
```

From lscpu from util-linux 2.32.1:

```
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 80
On-line CPU(s) list: 0-79
Thread(s) per core: 2
Core(s) per socket: 20
Socket(s): 2
NUMA node(s): 4
Vendor ID: GenuineIntel
BIOS Vendor ID: Intel(R) Corporation
```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero SDI100A3U-212  
(2.30 GHz, Intel Xeon Silver 4316)

SPECrate®2017\_int\_base = 253

SPECrate®2017\_int\_peak = 260

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Tyrone Systems

**Test Date:** Sep-2022

**Hardware Availability:** Jun-2021

**Software Availability:** May-2022

## Platform Notes (Continued)

```

CPU family:          6
Model:              106
Model name:         Intel(R) Xeon(R) Silver 4316 CPU @ 2.30GHz
BIOS Model name:   Intel(R) Xeon(R) Silver 4316 CPU @ 2.30GHz
Stepping:          6
CPU MHz:           2300.000
BogoMIPS:          4600.00
Virtualization:    VT-x
L1d cache:         48K
L1i cache:         32K
L2 cache:          1280K
L3 cache:          30720K
NUMA node0 CPU(s): 0-9,40-49
NUMA node1 CPU(s): 10-19,50-59
NUMA node2 CPU(s): 20-29,60-69
NUMA node3 CPU(s): 30-39,70-79
Flags:             fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 invpcid_single
intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpriority ept
vpid ept_ad fsgsbase tsc_adjust sgx bmi1 hle avx2 smep bmi2 erms invpcid cqm rdt_a
avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb intel_pt avx512cd sha_ni
avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
cqm_mbm_local split_lock_detect wbnoinvd dtherm ida arat pln pts avx512vbmi umip pku
ospke avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni avx512_bitalg tme
avx512_vpopcntdq la57 rdpid sgx_lc fsrm md_clear pconfig flush_l1d arch_capabilities

```

```

/proc/cpuinfo cache data
cache size : 30720 KB

```

```

From numactl --hardware
WARNING: a numactl 'node' might or might not correspond to a physical chip.
available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 40 41 42 43 44 45 46 47 48 49
node 0 size: 257632 MB
node 0 free: 257327 MB
node 1 cpus: 10 11 12 13 14 15 16 17 18 19 50 51 52 53 54 55 56 57 58 59
node 1 size: 258006 MB
node 1 free: 257086 MB
node 2 cpus: 20 21 22 23 24 25 26 27 28 29 60 61 62 63 64 65 66 67 68 69
node 2 size: 258043 MB
node 2 free: 257777 MB
node 3 cpus: 30 31 32 33 34 35 36 37 38 39 70 71 72 73 74 75 76 77 78 79
node 3 size: 258041 MB
node 3 free: 257775 MB
node distances:
node  0  1  2  3
0:   10  11  20  20
1:   11  10  20  20
2:   20  20  10  11
3:   20  20  11  10

```

```

From /proc/meminfo
MemTotal:      1056484448 kB
HugePages_Total:      0
Hugepagesize:    2048 kB

```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

**Tyrone Camarero SDI100A3U-212**  
(2.30 GHz, Intel Xeon Silver 4316)

**SPECrate®2017\_int\_base = 253**

**SPECrate®2017\_int\_peak = 260**

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Tyrone Systems

**Test Date:** Sep-2022

**Hardware Availability:** Jun-2021

**Software Availability:** May-2022

## Platform Notes (Continued)

```

/sbin/tuned-adm active
Current active profile: throughput-performance

From /etc/*release* /etc/*version*
os-release:
NAME="Red Hat Enterprise Linux"
VERSION="8.5 (Ootpa)"
ID="rhel"
ID_LIKE="fedora"
VERSION_ID="8.5"
PLATFORM_ID="platform:el8"
PRETTY_NAME="Red Hat Enterprise Linux 8.5 (Ootpa)"
ANSI_COLOR="0;31"
redhat-release: Red Hat Enterprise Linux release 8.5 (Ootpa)
system-release: Red Hat Enterprise Linux release 8.5 (Ootpa)
system-release-cpe: cpe:/o:redhat:enterprise_linux:8::baseos

uname -a:
Linux icelake2 4.18.0-348.el8.x86_64 #1 SMP Mon Oct 4 12:17:22 EDT 2021 x86_64 x86_64
x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):           Not affected
CVE-2018-3620 (L1 Terminal Fault):       Not affected
Microarchitectural Data Sampling:        Not affected
CVE-2017-5754 (Meltdown):                Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store
                                           Bypass disabled via prctl and
                                           seccomp
CVE-2017-5753 (Spectre variant 1):       Mitigation: usercopy/swapgs
                                           barriers and __user pointer
                                           sanitization
CVE-2017-5715 (Spectre variant 2):       Mitigation: Enhanced IBRS, IBPB:
                                           conditional, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
CVE-2019-11135 (TSX Asynchronous Abort): Not affected

run-level 3 Sep 30 13:49

SPEC is set to: /home/cpu2017
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/mapper/rhel-home xfs  402G  154G  248G  39% /home

From /sys/devices/virtual/dmi/id
Vendor:          Tyrone Systems
Product:         Tyrone Camarero SDI100A3U-212
Product Family:  SMC X12

Additional information from dmidecode 3.2 follows.  WARNING: Use caution when you
interpret this section. The 'dmidecode' program reads system data which is "intended to
allow hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
16x Samsung M393A8G40AB2-CWE 64 GB 2 rank 3200, configured at 2666

BIOS:
BIOS Vendor:     American Megatrends International, LLC.
BIOS Version:    1.2a
BIOS Date:       05/12/2022

```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

**Tyrone Systems**  
(Test Sponsor: Netweb Pte Ltd)  
**Tyrone Camarero SDI100A3U-212**  
(2.30 GHz, Intel Xeon Silver 4316)

**SPECrate®2017\_int\_base = 253**  
**SPECrate®2017\_int\_peak = 260**

**CPU2017 License:** 006042  
**Test Sponsor:** Netweb Pte Ltd  
**Tested by:** Tyrone Systems

**Test Date:** Sep-2022  
**Hardware Availability:** Jun-2021  
**Software Availability:** May-2022

## Platform Notes (Continued)

BIOS Revision: 5.22

(End of data from sysinfo program)

## Compiler Version Notes

=====  
C | 502.gcc\_r(peak)  
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2022.1.0 Build 20220316  
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.  
=====

=====  
C | 500.perlbench\_r(base, peak) 502.gcc\_r(base) 505.mcf\_r(base, peak) 525.x264\_r(base, peak)  
| 557.xz\_r(base, peak)  
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2022.1.0 Build 20220316  
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.  
=====

=====  
C | 502.gcc\_r(peak)  
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2022.1.0 Build 20220316  
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.  
=====

=====  
C | 500.perlbench\_r(base, peak) 502.gcc\_r(base) 505.mcf\_r(base, peak) 525.x264\_r(base, peak)  
| 557.xz\_r(base, peak)  
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2022.1.0 Build 20220316  
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.  
=====

=====  
C++ | 520.omnetpp\_r(base, peak) 523.xalancbnk\_r(base, peak) 531.deepsjeng\_r(base, peak)  
| 541.leela\_r(base, peak)  
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2022.1.0 Build 20220316  
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.  
=====

=====  
Fortran | 548.exchange2\_r(base, peak)  
=====

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2022.1.0 Build 20220316  
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.  
=====

## Base Compiler Invocation

C benchmarks:  
icx

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

**Tyrone Camarero SDI100A3U-212**  
(2.30 GHz, Intel Xeon Silver 4316)

**SPECrate®2017\_int\_base = 253**

**SPECrate®2017\_int\_peak = 260**

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Tyrone Systems

**Test Date:** Sep-2022

**Hardware Availability:** Jun-2021

**Software Availability:** May-2022

## Base Compiler Invocation (Continued)

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

## Base Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX2 -O3 -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/intel/compiler/2022.1.0/linux/compiler/lib/intel64_lin
-lqkmalloc
```

C++ benchmarks:

```
-w -m64 -Wl,-z,muldefs -xCORE-AVX2 -O3 -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/intel/compiler/2022.1.0/linux/compiler/lib/intel64_lin
-lqkmalloc
```

Fortran benchmarks:

```
-w -m64 -Wl,-z,muldefs -xCORE-AVX2 -O3 -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/intel/compiler/2022.1.0/linux/compiler/lib/intel64_lin
-lqkmalloc
```



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

**Tyrone Camarero SDI100A3U-212**  
(2.30 GHz, Intel Xeon Silver 4316)

**SPECrate®2017\_int\_base = 253**

**SPECrate®2017\_int\_peak = 260**

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Tyrone Systems

**Test Date:** Sep-2022

**Hardware Availability:** Jun-2021

**Software Availability:** May-2022

## Peak Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

## Peak Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64
```

## Peak Optimization Flags

C benchmarks:

```
500.perlbench_r: -w -std=c11 -m64 -Wl,-z,muldefs
-fprofile-generate(pass 1)
-fprofile-use=default.profddata(pass 2) -xCORE-AVX2 -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fno-strict-overflow
-L/usr/local/intel/compiler/2022.1.0/linux/compiler/lib/intel64_lin
-lqkmallocc

502.gcc_r: -m32
-L/usr/local/intel/compiler/2022.1.0/linux/compiler/lib/ia32_lin
-std=gnu89 -Wl,-z,muldefs -fprofile-generate(pass 1)
-fprofile-use=default.profddata(pass 2) -xCORE-AVX2 -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -L/usr/local/jemalloc32-5.0.1/lib
-ljemalloc
```

(Continued on next page)





# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

**Tyrone Camarero SDI100A3U-212**  
(2.30 GHz, Intel Xeon Silver 4316)

**SPECrate®2017\_int\_base = 253**

**SPECrate®2017\_int\_peak = 260**

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Tyrone Systems

**Test Date:** Sep-2022

**Hardware Availability:** Jun-2021

**Software Availability:** May-2022

## Peak Optimization Flags (Continued)

505.mcf\_r: basepeak = yes

```
525.x264_r: -w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX2 -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fno-alias
-L/usr/local/intel/compiler/2022.1.0/linux/compiler/lib/intel64_lin
-lqkmalloc
```

557.xz\_r: basepeak = yes

C++ benchmarks:

520.omnetpp\_r: basepeak = yes

523.xalancbmk\_r: basepeak = yes

531.deepsjeng\_r: basepeak = yes

541.leela\_r: basepeak = yes

Fortran benchmarks:

548.exchange2\_r: basepeak = yes

The flags files that were used to format this result can be browsed at

[http://www.spec.org/cpu2017/flags/Intel-ic2022-official-linux64\\_revA.html](http://www.spec.org/cpu2017/flags/Intel-ic2022-official-linux64_revA.html)

<http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-ICX-revA.html>

You can also download the XML flags sources by saving the following links:

[http://www.spec.org/cpu2017/flags/Intel-ic2022-official-linux64\\_revA.xml](http://www.spec.org/cpu2017/flags/Intel-ic2022-official-linux64_revA.xml)

<http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-ICX-revA.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.8 on 2022-09-30 04:52:48-0400.

Report generated on 2024-01-29 17:09:30 by CPU2017 PDF formatter v6716.

Originally published on 2022-11-22.