



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410 M8 (Intel Xeon 6788P 2.0 GHz processor)

SPECrate®2017_int_base = 2890

SPECrate®2017_int_peak = 3000

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: May-2025

Software Availability: Jun-2025



Hardware

CPU Name: Intel Xeon 6788P
 Max MHz: 3800
 Nominal: 2000
 Enabled: 344 cores, 4 chips, 2 threads/core
 Orderable: 2,4 Chips
 Cache L1: 64 KB I + 48 KB D on chip per core
 L2: 2 MB I+D on chip per core
 L3: 336 MB I+D on chip per chip
 Other: None
 Memory: 2 TB (32 x 64 GB 2Rx4 PC5-6400B-R)
 Storage: 1 x 371G GB NVME SSD
 Other: CPU Cooling: Air

Software

OS: SUSE Linux Enterprise Server 15 SP6
 6.4.0-150600.21-default
 Compiler: C/C++: Version 2025.2 of Intel oneAPI DPC++/C++
 Compiler for Linux;
 Fortran: Version 2025.2 of Intel Fortran Compiler
 for Linux;
 C: Version 2024.2.1 of Intel oneAPI DPC++/C++
 Compiler for Linux;
 Parallel: No
 Firmware: Version 6.0.1 released Jun-2025
 File System: btrfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 32/64-bit
 Other: jemalloc memory allocator V5.0.1
 Power Management: BIOS and OS set to prefer performance
 at the cost of additional power usage



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410 M8 (Intel Xeon 6788P 2.0 GHz processor)

SPECrate®2017_int_base = 2890

SPECrate®2017_int_peak = 3000

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: May-2025

Software Availability: Jun-2025

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	688	515	2130	516	2120	516	2120	688	473	2310	474	2310	474	2310
502.gcc_r	688	478	2040	469	2080	472	2070	688	376	2590	376	2590	369	2640
505.mcf_r	688	275	4040	275	4040	275	4040	688	275	4040	275	4040	275	4040
520.omnetpp_r	688	574	1570	573	1570	575	1570	688	574	1570	573	1570	575	1570
523.xalancbmk_r	688	184	3940	184	3950	184	3940	688	184	3940	184	3950	184	3940
525.x264_r	688	179	6720	179	6730	180	6690	688	172	7010	175	6900	171	7060
531.deepsjeng_r	688	328	2410	329	2400	329	2400	688	328	2410	329	2400	329	2400
541.leela_r	688	474	2400	479	2380	479	2380	688	474	2400	479	2380	479	2380
548.exchange2_r	688	256	7040	260	6930	253	7140	688	256	7040	260	6930	253	7140
557.xz_r	688	541	1370	540	1380	540	1380	688	541	1370	540	1380	540	1380

SPECrate®2017_int_base = 2890

SPECrate®2017_int_peak = 3000

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"
MALLOC_CONF = "retain:true"

General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM memory using Red Hat Enterprise Linux 8.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410 M8 (Intel Xeon 6788P 2.0 GHz processor)

SPECrate®2017_int_base = 2890

SPECrate®2017_int_peak = 3000

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: May-2025

Software Availability: Jun-2025

General Notes (Continued)

is mitigated in the system as tested and documented.
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

Platform Notes

BIOS settings:
Hardware prefetcher set to Enabled
Adjacent cache line prefetcher set to Disabled
Patrol scrub set to Disabled
XPT prefetch set to Disabled
LLC prefetch set to Enabled
Enhanced CPU performance set to Auto

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197
running on localhost Wed Mar 12 06:38:41 2025

SUT (System Under Test) info as seen by some common utilities.

Table of contents

1. uname -a
2. w
3. Username
4. ulimit -a
5. sysinfo process ancestry
6. /proc/cpuinfo
7. lscpu
8. numactl --hardware
9. /proc/meminfo
10. who -r
11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)
12. Services, from systemctl list-unit-files
13. Linux kernel boot-time arguments, from /proc/cmdline
14. cpupower frequency-info
15. tuned-adm active
16. sysctl
17. /sys/kernel/mm/transparent_hugepage
18. /sys/kernel/mm/transparent_hugepage/khugepaged
19. OS release
20. Disk information
21. /sys/devices/virtual/dmi/id
22. dmidecode
23. BIOS

```

1. uname -a
   Linux localhost 6.4.0-150600.21-default #1 SMP PREEMPT_DYNAMIC Thu May 16 11:09:22 UTC 2024 (36cle09)
   x86_64 x86_64 x86_64 GNU/Linux

```

```

2. w
   06:38:41 up 8:48, 3 users, load average: 36.42, 306.10, 244.45
   USER      TTY      FROM          LOGIN@   IDLE   JCPU   PCPU   WHAT

```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410 M8 (Intel Xeon 6788P 2.0 GHz processor)

SPECrate®2017_int_base = 2890

SPECrate®2017_int_peak = 3000

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: May-2025

Software Availability: Jun-2025

Platform Notes (Continued)

```

root      tty1      -                22:25    8:07m  0.02s  0.02s  -bash
root      pts/0      10.29.148.194   05:36    41.00s 1.20s  0.03s  -bash
root      pts/1      10.188.116.22   05:55     2:52   1.41s  0.22s  -bash

```

3. Username

From environment variable \$USER: root

4. ulimit -a

```

core file size          (blocks, -c) unlimited
data seg size           (kbytes, -d) unlimited
scheduling priority     (-e) 0
file size               (blocks, -f) unlimited
pending signals         (-i) 8252487
max locked memory       (kbytes, -l) 8192
max memory size         (kbytes, -m) unlimited
open files              (-n) 1024
pipe size               (512 bytes, -p) 8
POSIX message queues    (bytes, -q) 819200
real-time priority      (-r) 0
stack size              (kbytes, -s) unlimited
cpu time                (seconds, -t) unlimited
max user processes      (-u) 8252487
virtual memory          (kbytes, -v) unlimited
file locks              (-x) unlimited

```

5. sysinfo process ancestry

```

/usr/lib/systemd/systemd --switched-root --system --deserialize=42
sshd: /usr/sbin/sshd -D [listener] 0 of 10-100 startups
sshd: root [priv]
sshd: root@pts/0
-bash
-bash
runcpu --nobuild -n 3 --action validate --define default-platform-flags --define numcopies=688 -c
ic2025.2-lin-graniterapids-rate-20250605.cfg --define smt-on --define cores=344 --define physicalfirst
--define invoke_with_interleave --define drop_caches --tune base,peak -o all intrate
runcpu --nobuild --iterations 3 --action validate --define default-platform-flags --define numcopies=688
--configfile ic2025.2-lin-graniterapids-rate-20250605.cfg --define smt-on --define cores=344 --define
physicalfirst --define invoke_with_interleave --define drop_caches --tune base,peak --output_format all
--nopower --runmode rate --tune base:peak --size refrate intrate --nopreenv --note-preenv --logfile
$SPEC/tmp/CPU2017.019/templogs/preenv.intrate.019.0.log --lognum 019.0 --from_runcpu 2
specperl $SPEC/bin/sysinfo
$SPEC = /home/cpu2017

```

6. /proc/cpuinfo

```

model name      : Intel(R) Xeon(R) 6788P
vendor_id       : GenuineIntel
cpu family      : 6
model           : 173
stepping        : 1
microcode       : 0x10003c2
bugs            : spectre_v1 spectre_v2 spec_store_bypass swapgs bhi
cpu cores       : 86
siblings        : 172
4 physical ids (chips)
688 processors (hardware threads)
physical id 0: core ids 0-42,64-106

```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410 M8 (Intel Xeon 6788P 2.0 GHz processor)

SPECrate®2017_int_base = 2890

SPECrate®2017_int_peak = 3000

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: May-2025

Software Availability: Jun-2025

Platform Notes (Continued)

```

physical id 1: core ids 0-42,64-106
physical id 2: core ids 0-42,64-106
physical id 3: core ids 0-42,64-106
physical id 0: apicids 0-85,128-213
physical id 1: apicids 256-341,384-469
physical id 2: apicids 512-597,640-725
physical id 3: apicids 768-853,896-981

```

Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for virtualized systems. Use the above data carefully.

7. lscpu

From lscpu from util-linux 2.39.3:

```

Architecture:                x86_64
CPU op-mode(s):              32-bit, 64-bit
Address sizes:                46 bits physical, 57 bits virtual
Byte Order:                   Little Endian
CPU(s):                       688
On-line CPU(s) list:         0-687
Vendor ID:                    GenuineIntel
BIOS Vendor ID:              Intel(R) Corporation
Model name:                   Intel(R) Xeon(R) 6788P
BIOS Model name:             Intel(R) Xeon(R) 6788P  CPU @ 2.0GHz
BIOS CPU family:             179
CPU family:                   6
Model:                        173
Thread(s) per core:          2
Core(s) per socket:          86
Socket(s):                    4
Stepping:                     1
CPU(s) scaling MHz:          22%
CPU max MHz:                  3800.0000
CPU min MHz:                  800.0000
BogoMIPS:                     4000.00
Flags:                        fpu_vme_de_pse_tsc_msr_pae_mce_cx8_apic_sep_mtrr_pge_mca_cmov_pat
                             pse36_clflush_dts_acpi_mmx_fxsr_sse_sse2_ss_ht_tm_pbe_syscall_nx
                             pdpe1gb_rdtscp_lm_constant_tsc_art_arch_perfmon_pebs_bts_rep_good
                             nopl_xtopology_nonstop_tsc_cpuid_aperfmperf_tsc_known_freq_pni
                             pclmulqdq_dtes64_ds_cpl_smx_est_tm2_ssse3_sdbg_fma_cx16_xtpr_pdc
                             pcid_dca_sse4_1_sse4_2_x2apic_movbe_popcnt_tsc_deadline_timer_aes
                             xsave_avx_f16c_rdrand_lahf_lm_abm_3dnowprefetch_cpuid_fault_epb
                             cat_l3_cat_l2_cdp_l3_intel_ppin_cdp_l2_ssbdb_mba_ibrs_ibpb_stibp
                             ibrs_enhanced_fsgsbase_tsc_adjust_bmi1_hle_avx2_smep_bmi2_erms
                             invpcid_rtm_cqm_rdt_a_avx512f_avx512dq_rdseed_adx_smmap_avx512ifma
                             clflushopt_clwb_intel_pt_avx512cd_sha_ni_avx512bw_avx512vl_xsaveopt
                             xsavec_xgetbv1_xsaves_cqm_llc_cqm_occup_llc_cqm_mbm_total
                             cqm_mbm_local_split_lock_detect_user_shstk_avx_vnni_avx512_bf16
                             wbnoinvd_dtherm_ida_arat_pln_pts_hwp_hwp_act_window_hwp_epp
                             hwp_pkg_req_avx512vbmi_umip_pku_ospke_waitpkg_avx512_vbmi2_gfni_vaes
                             vpcplmulqdq_avx512_vnni_avx512_bitalg_tme_avx512_vpoperdq_la57_rdpid
                             bus_lock_detect_cldemote_movdiri_movdir64b_engcmd_fsrmd_clear
                             serialize_tsxldtrk_pconfig_arch_lbr_ibt_amx_bf16_avx512_fp16_amx_tile
                             amx_int8_flush_1ld_arch_capabilities

L1d cache:                   16.1 MiB (344 instances)
L1i cache:                   21.5 MiB (344 instances)
L2 cache:                    688 MiB (344 instances)
L3 cache:                    1.3 GiB (4 instances)
NUMA node(s):                8
NUMA node0 CPU(s):          0-42,344-386

```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410 M8 (Intel Xeon 6788P 2.0 GHz processor)

SPECrate®2017_int_base = 2890

SPECrate®2017_int_peak = 3000

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: May-2025

Software Availability: Jun-2025

Platform Notes (Continued)

```

NUMA node1 CPU(s):          43-85,387-429
NUMA node2 CPU(s):          86-128,430-472
NUMA node3 CPU(s):          129-171,473-515
NUMA node4 CPU(s):          172-214,516-558
NUMA node5 CPU(s):          215-257,559-601
NUMA node6 CPU(s):          258-300,602-644
NUMA node7 CPU(s):          301-343,645-687
Vulnerability Gather data sampling: Not affected
Vulnerability Itlb multihit:      Not affected
Vulnerability L1tf:               Not affected
Vulnerability Mds:                Not affected
Vulnerability Meltdown:           Not affected
Vulnerability Mmio stale data:    Not affected
Vulnerability Reg file data sampling: Not affected
Vulnerability Retbleed:           Not affected
Vulnerability Spec rstack overflow: Not affected
Vulnerability Spec store bypass:  Mitigation; Speculative Store Bypass disabled via prctl
Vulnerability Spectre v1:         Mitigation; usercopy/swaps barriers and __user pointer sanitization
Vulnerability Spectre v2:         Mitigation; Enhanced / Automatic IBRS; IBPB conditional; RSB filling;
PBRSB-eIBRS Not affected; BHI BHI_DIS_S
Vulnerability Srbds:              Not affected
Vulnerability Tsx async abort:    Not affected

```

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	48K	16.1M	12	Data	1	64	1	64
L1i	64K	21.5M	16	Instruction	1	64	1	64
L2	2M	688M	16	Unified	2	2048	1	64
L3	336M	1.3G	16	Unified	3	344064	1	64

8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.

```

available: 8 nodes (0-7)
node 0 cpus: 0-42,344-386
node 0 size: 257167 MB
node 0 free: 254135 MB
node 1 cpus: 43-85,387-429
node 1 size: 258025 MB
node 1 free: 256509 MB
node 2 cpus: 86-128,430-472
node 2 size: 258025 MB
node 2 free: 256549 MB
node 3 cpus: 129-171,473-515
node 3 size: 257986 MB
node 3 free: 251477 MB
node 4 cpus: 172-214,516-558
node 4 size: 258025 MB
node 4 free: 256626 MB
node 5 cpus: 215-257,559-601
node 5 size: 258025 MB
node 5 free: 256224 MB
node 6 cpus: 258-300,602-644
node 6 size: 258025 MB
node 6 free: 256452 MB
node 7 cpus: 301-343,645-687
node 7 size: 257865 MB
node 7 free: 256332 MB
node distances:
node  0  1  2  3  4  5  6  7

```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410 M8 (Intel Xeon 6788P 2.0 GHz processor)

SPECrate®2017_int_base = 2890

SPECrate®2017_int_peak = 3000

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Mar-2026
Hardware Availability: May-2025
Software Availability: Jun-2025

Platform Notes (Continued)

0:	10	12	21	21	21	21	21	21
1:	12	10	21	21	21	21	21	21
2:	21	21	10	12	21	21	21	21
3:	21	21	12	10	21	21	21	21
4:	21	21	21	21	10	12	21	21
5:	21	21	21	21	12	10	21	21
6:	21	21	21	21	21	21	10	12
7:	21	21	21	21	21	21	12	10

```
9. /proc/meminfo
   MemTotal:      2112663632 kB
```

```
10. who -r
    run-level 3 Mar 11 21:51
```

```
11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)
    Default Target  Status
    multi-user      running
```

```
12. Services, from systemctl list-unit-files
STATE                               UNIT FILES
enabled                             YaST2-Firstboot YaST2-Second-Stage apparmor auditd cron display-manager getty@ irqbalance
issue-generator kbdsettings klog lvm2-monitor nscd nvme-fc-boot-connections
nvmmf-autoconnect postfix purge-kernels rollback rsyslog smartd sshd systemd-pstore wicked
wickedd-auto4 wickedd-dhcp4 wickedd-dhcp6 wickedd-nanny
enabled-runtime                     systemd-remount-fs
disabled                             autofs autoyast-initscripts blk-availability boot-sysctl ca-certificates chrony-wait
chronyd console-getty cups cups-browsed debug-shell ebttables exchange-bmc-os-info
firewalld fsidd gpm grub2-once haveged ipmi ipmievd issue-add-ssh-keys kexec-load lunmask
man-db-create multipathd nfs nfs-blkmap rpcbind rpmconfigcheck rsyncd serial-getty@
smartd_generate_opts snmpd snmptrapd systemd-boot-check-no-failures systemd-confext
systemd-network-generator systemd-sysext systemd-network-wait-sync systemd-timesyncd tuned
udisks2 vncserver@
indirect                             systemd-userdbd wickedd
```

```
13. Linux kernel boot-time arguments, from /proc/cmdline
BOOT_IMAGE=/boot/vmlinuz-6.4.0-150600.21-default
root=UUID=c9a29bb1-f95d-4e5a-816b-db69c8356128
splash=silent
mitigations=auto
quiet
security=apparmor
```

```
14. cpupower frequency-info
analyzing CPU 393:
  current policy: frequency should be within 800 MHz and 3.80 GHz.
                  The governor "performance" may decide which speed to use
                  within this range.

  boost state support:
    Supported: yes
    Active: yes
```

```
15. tuned-adm active
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410 M8 (Intel Xeon 6788P 2.0 GHz processor)

SPECrate®2017_int_base = 2890

SPECrate®2017_int_peak = 3000

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: May-2025

Software Availability: Jun-2025

Platform Notes (Continued)

Current active profile: latency-performance

16. sysctl

```

kernel.numa_balancing      1
kernel.randomize_va_space  2
vm.compaction_proactiveness 20
vm.dirty_background_bytes  0
vm.dirty_background_ratio  3
vm.dirty_bytes             0
vm.dirty_expire_centisecs  3000
vm.dirty_ratio             20
vm.dirty_writeback_centisecs 500
vm.dirtytime_expire_seconds 43200
vm.extfrag_threshold       500
vm.min_unmapped_ratio      1
vm.nr_hugepages            0
vm.nr_hugepages_mempolicy  0
vm.nr_overcommit_hugepages 0
vm.swappiness              10
vm.watermark_boost_factor  15000
vm.watermark_scale_factor  10
vm.zone_reclaim_mode       0

```

17. /sys/kernel/mm/transparent_hugepage

```

defrag      always defer defer+madvice [madvice] never
enabled     [always] madvice never
hpage_pmd_size 2097152
shmem_enabled always within_size advise [never] deny force

```

18. /sys/kernel/mm/transparent_hugepage/khugepaged

```

alloc_sleep_millisecs  60000
defrag                 1
max_ptes_none          511
max_ptes_shared        256
max_ptes_swap          64
pages_to_scan          4096
scan_sleep_millisecs  10000

```

19. OS release

```

From /etc/*-release /etc/*-version
os-release SUSE Linux Enterprise Server 15 SP6

```

20. Disk information

```

SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/nvme1n1p2 btrfs 371G 24G 343G 7% /home

```

21. /sys/devices/virtual/dmi/id

```

Vendor:      Cisco Systems Inc
Product:     UCSX-410C-M8
Serial:      FVH2920P0DV

```

22. dmidecode

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410 M8 (Intel Xeon 6788P 2.0 GHz processor)

SPECrate®2017_int_base = 2890

SPECrate®2017_int_peak = 3000

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: May-2025

Software Availability: Jun-2025

Platform Notes (Continued)

Additional information from dmidecode 3.4 follows. **WARNING:** Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

1x 0xCE00 M321R8GA0PB2-CCPEC 64 GB 2 rank 6400
18x 0xCE00 M321R8GA0PB2-CCPKC 64 GB 2 rank 6400
13x 0xCE00 M321R8GA0PB2-CCPPC 64 GB 2 rank 6400

23. BIOS

(This section combines info from /sys/devices and dmidecode.)

BIOS Vendor: Cisco Systems, Inc.
BIOS Version: X410M8.6.0.1.81.0611252135
BIOS Date: 06/11/2025
BIOS Revision: 5.35

Compiler Version Notes

=====
C | 502.gcc_r(peak)
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2024.2.1 Build 20240711
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.
=====

=====
C | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak)
| 557.xz_r(base, peak)
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2025.2.0 Build 20250605
Copyright (C) 1985-2025 Intel Corporation. All rights reserved.
=====

=====
C | 502.gcc_r(peak)
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2024.2.1 Build 20240711
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.
=====

=====
C | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak)
| 557.xz_r(base, peak)
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2025.2.0 Build 20250605
Copyright (C) 1985-2025 Intel Corporation. All rights reserved.
=====

=====
C++ | 520.omnetpp_r(base, peak) 523.xalancbnk_r(base, peak) 531.deepsjeng_r(base, peak)
| 541.leela_r(base, peak)
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2025.2.0 Build 20250605
Copyright (C) 1985-2025 Intel Corporation. All rights reserved.
=====

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410 M8 (Intel Xeon 6788P 2.0 GHz processor)

SPECrate®2017_int_base = 2890

SPECrate®2017_int_peak = 3000

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: May-2025

Software Availability: Jun-2025

Compiler Version Notes (Continued)

Fortran | 548.exchange2_r(base, peak)

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2025.2.0 Build 20250605
Copyright (C) 1985-2025 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502 gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

-w -std=c11 -m64 -Wl,-z,muldefs -xgraniterapids -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-L/home/specdev/intel-compilers/compiler/2025.2/lib -lqkmalloc

C++ benchmarks:

-w -std=c++14 -m64 -Wl,-z,muldefs -xgraniterapids -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-fdelayed-template-parsing
-L/home/specdev/intel-compilers/compiler/2025.2/lib -lqkmalloc

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410 M8 (Intel Xeon 6788P 2.0 GHz processor)

SPECrate®2017_int_base = 2890

SPECrate®2017_int_peak = 3000

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: May-2025

Software Availability: Jun-2025

Base Optimization Flags (Continued)

Fortran benchmarks:

```
-w -m64 -Wl,-z,muldefs -xgraniterapids -O3 -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte -auto
-L/home/specdev/intel-compilers/compiler/2025.2/lib -lqkmalloc
```

Peak Compiler Invocation

C benchmarks (except as noted below):

icx

502.gcc_r: icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

Peak Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64
```

Peak Optimization Flags

C benchmarks:

```
500.perlbench_r: -w -std=c11 -m64 -Wl,-z,muldefs
-fprofile-generate(pass 1)
-fprofile-use=default.profddata(pass 2) -xCORE-AVX2(pass 1)
-flto -Ofast -xCORE-AVX512 -ffast-math -mfpmath=sse
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410 M8 (Intel Xeon 6788P 2.0 GHz processor)

SPECrate®2017_int_base = 2890

SPECrate®2017_int_peak = 3000

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: May-2025

Software Availability: Jun-2025

Peak Optimization Flags (Continued)

500.perlbench_r (continued):

```
-funroll-loops -qopt-mem-layout-trans=4  
-fno-strict-overflow -fno-strict-aliasing  
-L/home/specdev/intel-compilers/compiler/2025.2/lib  
-lqkmalloc
```

```
502.gcc_r: -m32 -L/home/specdev/intel-compilers/compiler/2024.2/lib32  
-std=gnu89 -Wl,-z,muldefs -fprofile-generate(pass 1)  
-fprofile-use=default.profddata(pass 2) -xCORE-AVX2(pass 1)  
-flto -Ofast -xCORE-AVX512 -ffast-math -mfpmath=sse  
-funroll-loops -qopt-mem-layout-trans=4  
-L/usr/local/jemalloc32-5.0.1/lib -ljemalloc
```

505.mcf_r: basepeak = yes

```
525.x264_r: -w -std=c11 -m64 -Wl,-z,muldefs -xgraniterapids -Ofast  
-ffast-math -flto -mfpmath=sse -funroll-loops  
-qopt-mem-layout-trans=4 -fno-alias  
-L/home/specdev/intel-compilers/compiler/2025.2/lib  
-lqkmalloc
```

557.xz_r: basepeak = yes

C++ benchmarks:

520.omnetpp_r: basepeak = yes

523.xalancbmk_r: basepeak = yes

531.deepsjeng_r: basepeak = yes

541.leela_r: basepeak = yes

Fortran benchmarks:

548.exchange2_r: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic2025-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V2.0-GNR-revI.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic2025-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V2.0-GNR-revI.xml>



SPEC CPU[®]2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X410 M8 (Intel Xeon 6788P 2.0 GHz processor)

SPECrate[®]2017_int_base = 2890

SPECrate[®]2017_int_peak = 3000

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: May-2025

Software Availability: Jun-2025

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU[®]2017 v1.1.9 on 2025-03-12 09:38:40-0400.

Report generated on 2026-05-12 12:47:59 by CPU2017 PDF formatter v6716.

Originally published on 2026-05-12.