



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6767P 2.4 GHz processor)

SPECrate®2017_int_base = 1290

SPECrate®2017_int_peak = 1340

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: Feb-2025

Software Availability: Jun-2025



Hardware

CPU Name: Intel Xeon 6767P
 Max MHz: 3900
 Nominal: 2400
 Enabled: 128 cores, 2 chips, 2 threads/core
 Orderable: 1,2 Chips
 Cache L1: 64 KB I + 48 KB D on chip per core
 L2: 2 MB I+D on chip per core
 L3: 336 MB I+D on chip per chip
 Other: None
 Memory: 1 TB (16 x 64 GB 2Rx4 PC5-6400B-R)
 Storage: 1 x 222 GB SATA SSD
 Other: CPU Cooling: Air

Software

OS: SUSE Linux Enterprise Server 15 SP6
 6.4.0-150600.21-default
 Compiler: C/C++: Version 2025.2 of Intel oneAPI DPC++/C++
 Compiler for Linux;
 Fortran: Version 2025.2 of Intel Fortran Compiler
 for Linux;
 C: Version 2024.2.1 of Intel oneAPI DPC++/C++
 Compiler for Linux;
 Parallel: No
 Firmware: Version 4.3.6c released Jun-2025
 File System: btrfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 32/64-bit
 Other: jemalloc memory allocator V5.0.1
 Power Management: BIOS and OS set to prefer performance
 at the cost of additional power usage



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6767P 2.4 GHz processor)

SPECrate®2017_int_base = 1290

SPECrate®2017_int_peak = 1340

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: Feb-2025

Software Availability: Jun-2025

Results Table

| Benchmark | Base | | | | | | | Peak | | | | | | |
|-----------------|--------|------------|-------------|------------|-------------|------------|-------------|--------|------------|-------------|------------|-------------|------------|-------------|
| | Copies | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio | Copies | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio |
| 500.perlbench_r | 256 | 409 | 997 | 410 | 995 | 410 | 994 | 256 | 374 | 1090 | 372 | 1090 | 373 | 1090 |
| 502.gcc_r | 256 | 372 | 974 | 374 | 970 | 372 | 973 | 256 | 291 | 1250 | 290 | 1250 | 290 | 1250 |
| 505.mcf_r | 256 | 225 | 1840 | 225 | 1840 | 226 | 1830 | 256 | 225 | 1840 | 225 | 1840 | 226 | 1830 |
| 520.omnetpp_r | 256 | 478 | 703 | 478 | 703 | 478 | 703 | 256 | 478 | 703 | 478 | 703 | 478 | 703 |
| 523.xalancbmk_r | 256 | 148 | 1830 | 147 | 1840 | 148 | 1830 | 256 | 148 | 1830 | 147 | 1840 | 148 | 1830 |
| 525.x264_r | 256 | 153 | 2930 | 153 | 2930 | 153 | 2920 | 256 | 148 | 3040 | 148 | 3030 | 147 | 3040 |
| 531.deepsjeng_r | 256 | 279 | 1050 | 279 | 1050 | 279 | 1050 | 256 | 279 | 1050 | 279 | 1050 | 279 | 1050 |
| 541.leela_r | 256 | 419 | 1010 | 418 | 1010 | 420 | 1010 | 256 | 419 | 1010 | 418 | 1010 | 420 | 1010 |
| 548.exchange2_r | 256 | 215 | 3120 | 215 | 3120 | 216 | 3110 | 256 | 215 | 3120 | 215 | 3120 | 216 | 3110 |
| 557.xz_r | 256 | 474 | 583 | 474 | 583 | 474 | 584 | 256 | 474 | 583 | 474 | 583 | 474 | 584 |

SPECrate®2017_int_base = 1290

SPECrate®2017_int_peak = 1340

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"
MALLOC_CONF = "retain:true"

General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM memory using Red Hat Enterprise Linux 8.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6767P 2.4 GHz processor)

SPECrate®2017_int_base = 1290

SPECrate®2017_int_peak = 1340

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: Feb-2025

Software Availability: Jun-2025

General Notes (Continued)

is mitigated in the system as tested and documented.
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

Platform Notes

BIOS settings:
Hardware prefetcher set to Enabled
Adjacent cache line prefetcher set to Disabled
Patrol scrub set to Disabled
XPT prefetch set to Disabled
LLC prefetch set to Enabled
Enhanced CPU performance set to Auto

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197
running on localhost Thu Mar 26 20:27:47 2026

SUT (System Under Test) info as seen by some common utilities.

Table of contents

1. uname -a
2. w
3. Username
4. ulimit -a
5. sysinfo process ancestry
6. /proc/cpuinfo
7. lscpu
8. numactl --hardware
9. /proc/meminfo
10. who -r
11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)
12. Services, from systemctl list-unit-files
13. Linux kernel boot-time arguments, from /proc/cmdline
14. cpupower frequency-info
15. tuned-adm active
16. sysctl
17. /sys/kernel/mm/transparent_hugepage
18. /sys/kernel/mm/transparent_hugepage/khugepaged
19. OS release
20. Disk information
21. /sys/devices/virtual/dmi/id
22. dmidecode
23. BIOS

1. uname -a
Linux localhost 6.4.0-150600.21-default #1 SMP PREEMPT_DYNAMIC Thu May 16 11:09:22 UTC 2024 (36cle09)
x86_64 x86_64 x86_64 GNU/Linux

2. w
20:27:47 up 23:04, 4 users, load average: 0.00, 0.00, 0.00
USER TTY FROM LOGIN@ IDLE JCPU PCPU WHAT

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6767P 2.4 GHz processor)

SPECrate®2017_int_base = 1290

SPECrate®2017_int_peak = 1340

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Mar-2026
Hardware Availability: Feb-2025
Software Availability: Jun-2025

Platform Notes (Continued)

```

root      tty1      -                Wed21   11:53m  0.04s  0.04s  -bash
root      pts/0      10.29.148.201   Wed21   3.00s   1.00s  0.01s  -bash
root      pts/1      10.188.116.156 Wed21   20:05   17:43  0.01s  0.01s  -bash

```

3. Username

From environment variable \$USER: root

4. ulimit -a

```

core file size          (blocks, -c) unlimited
data seg size           (kbytes, -d) unlimited
scheduling priority     (-e) 0
file size                (blocks, -f) unlimited
pending signals         (-i) 4123268
max locked memory       (kbytes, -l) 8192
max memory size         (kbytes, -m) unlimited
open files              (-n) 1024
pipe size                (512 bytes, -p) 8
POSIX message queues    (bytes, -q) 819200
real-time priority      (-r) 0
stack size              (kbytes, -s) unlimited
cpu time                (seconds, -t) unlimited
max user processes      (-u) 4123268
virtual memory          (kbytes, -v) unlimited
file locks              (-x) unlimited

```

5. sysinfo process ancestry

```

/usr/lib/systemd/systemd --switched-root --system --deserialize=31
sshd: /usr/sbin/sshd -D [listener] 0 of 10-100 startups
sshd: root [priv]
sshd: root@pts/0
-bash
-bash
runcpu --nobuild --action validate --define default-platform-flags --define numcopies=256 -c
ic2025.2-lin-graniterapids-rate-20250605.cfg --define smt-on --define cores=128 --define physicalfirst
--define invoke_with_interleave --define drop_caches --tune peak -o all intrate
runcpu --nobuild --action validate --define default-platform-flags --define numcopies=256 --configfile
ic2025.2-lin-graniterapids-rate-20250605.cfg --define smt-on --define cores=128 --define physicalfirst
--define invoke_with_interleave --define drop_caches --tune peak --output_format all --nopower --runmode
rate --tune peak --size refrate intrate --nopreenv --note-preenv --logfile
$SPEC/tmp/CPU2017.013/tempplogs/preenv.intrate.013.0.log --lognum 013.0 --from_runcpu 2
specperl $SPEC/bin/sysinfo
$SPEC = /home/cpu2017

```

6. /proc/cpuinfo

```

model name      : Intel(R) Xeon(R) 6767P
vendor_id      : GenuineIntel
cpu family     : 6
model          : 173
stepping       : 1
microcode      : 0x1000380
bugs           : spectre_v1 spectre_v2 spec_store_bypass swapgs bhi
cpu cores     : 64
siblings      : 128
2 physical ids (chips)
256 processors (hardware threads)
physical id 0: core ids 0-31,64-95

```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6767P 2.4 GHz processor)

SPECrate®2017_int_base = 1290

SPECrate®2017_int_peak = 1340

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Mar-2026
Hardware Availability: Feb-2025
Software Availability: Jun-2025

Platform Notes (Continued)

physical id 1: core ids 0-31,64-95
physical id 0: apicids 0-63,128-191
physical id 1: apicids 256-319,384-447

Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for virtualized systems. Use the above data carefully.

7. lscpu

From lscpu from util-linux 2.39.3:

```

Architecture:                x86_64
CPU op-mode(s):              32-bit, 64-bit
Address sizes:                46 bits physical, 57 bits virtual
Byte Order:                  Little Endian
CPU(s):                       256
On-line CPU(s) list:         0-255
Vendor ID:                   GenuineIntel
BIOS Vendor ID:              Intel(R) Corporation
Model name:                   Intel(R) Xeon(R) 6767P
BIOS Model name:             Intel(R) Xeon(R) 6767P  CPU @ 2.4GHz
BIOS CPU family:             179
CPU family:                   6
Model:                        173
Thread(s) per core:          2
Core(s) per socket:          64
Socket(s):                    2
Stepping:                     1
CPU(s) scaling MHz:          22%
CPU max MHz:                  3900.0000
CPU min MHz:                  800.0000
BogoMIPS:                     4800.00
Flags:                         fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat
                                pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx
                                pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good
                                nopl xtopology nonstop_tsc cpuid aperfmperf tsc_known_freq pni
                                pclmulqdq dtes64 ds_cpl smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm
                                pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
                                xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb
                                cat_l3 cat_l2 cdp_l3 intel_ppin cdp_l2 ssbd mba ibrs ibpb stibp
                                ibrs_enhanced fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms
                                invpcid rtm cqm rdt_a avx512f avx512dq rdseed adx smap avx512ifma
                                clflushopt clwb intel_pt avx512cd sha_ni avx512bw avx512vl xsaveopt
                                xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
                                cqm_mbm_local split_lock_detect user_shstk avx_vnni avx512_bf16
                                wbnoinvd dtherm ida arat pln pts hwp hwp_act_window hwp_epp
                                hwp_pkg_req hfi avx512vbmi umip pku ospke waitpkg avx512_vbmi2 gfni
                                vaes vpclmulqdq avx512_vnni avx512_bitalg tme avx512_vpopcntdq la57
                                rdpid bus_lock_detect cldemote movdiri movdir64b enqcmd fsrm md_clear
                                serialize tsxldtrk pconfig arch_lbr ibt amx_bf16 avx512_fp16 amx_tile
                                amx_int8 flush_lld arch_capabilities

L1d cache:                    6 MiB (128 instances)
L1i cache:                    8 MiB (128 instances)
L2 cache:                     256 MiB (128 instances)
L3 cache:                     672 MiB (2 instances)
NUMA node(s):                 4
NUMA node0 CPU(s):           0-31,128-159
NUMA node1 CPU(s):           32-63,160-191
NUMA node2 CPU(s):           64-95,192-223
NUMA node3 CPU(s):           96-127,224-255
Vulnerability Gather data sampling: Not affected

```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6767P 2.4 GHz processor)

SPECrate®2017_int_base = 1290

SPECrate®2017_int_peak = 1340

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: Feb-2025

Software Availability: Jun-2025

Platform Notes (Continued)

Vulnerability Itlb multihit: Not affected
 Vulnerability Lltf: Not affected
 Vulnerability Mds: Not affected
 Vulnerability Meltdown: Not affected
 Vulnerability Mmio stale data: Not affected
 Vulnerability Reg file data sampling: Not affected
 Vulnerability Retbleed: Not affected
 Vulnerability Spec rstack overflow: Not affected
 Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl
 Vulnerability Spectre v1: Mitigation; usercopy/swapgs barriers and __user pointer sanitization
 Vulnerability Spectre v2: Mitigation; Enhanced / Automatic IBRS; IBPB conditional; RSB filling; PBR SB-eIBRS Not affected; BHI BHI_DIS_S
 Vulnerability Srbds: Not affected
 Vulnerability Tsx async abort: Not affected

From lscpu --cache:

| NAME | ONE-SIZE | ALL-SIZE | WAYS | TYPE | LEVEL | SETS | PHY-LINE | COHERENCY-SIZE |
|------|----------|----------|------|-------------|-------|--------|----------|----------------|
| L1d | 48K | 6M | 12 | Data | 1 | 64 | 1 | 64 |
| L1i | 64K | 8M | 16 | Instruction | 1 | 64 | 1 | 64 |
| L2 | 2M | 256M | 16 | Unified | 2 | 2048 | 1 | 64 |
| L3 | 336M | 672M | 16 | Unified | 3 | 344064 | 1 | 64 |

8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.

```
available: 4 nodes (0-3)
node 0 cpus: 0-31,128-159
node 0 size: 257228 MB
node 0 free: 247577 MB
node 1 cpus: 32-63,160-191
node 1 size: 257992 MB
node 1 free: 243606 MB
node 2 cpus: 64-95,192-223
node 2 size: 258031 MB
node 2 free: 248764 MB
node 3 cpus: 96-127,224-255
node 3 size: 257590 MB
node 3 free: 248385 MB
node distances:
node  0  1  2  3
 0:  10 12 21 21
 1:  12 10 21 21
 2:  21 21 10 12
 3:  21 21 12 10
```

9. /proc/meminfo

MemTotal: 1055582888 kB

10. who -r

run-level 3 Mar 25 21:24

11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)

```
Default Target Status
multi-user      running
```

12. Services, from systemctl list-unit-files

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6767P 2.4 GHz processor)

SPECrate®2017_int_base = 1290

SPECrate®2017_int_peak = 1340

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: Feb-2025

Software Availability: Jun-2025

Platform Notes (Continued)

| STATE | UNIT FILES |
|-----------------|---|
| enabled | apparmor auditd cron getty@ irqbalance issue-generator kbdsettings kdump kdump-early kdump-notify lvm2-monitor postfix purge-kernels rollback sshd systemd-pstore wicked wickedd-auto4 wickedd-dhcp4 wickedd-dhcp6 wickedd-nanny |
| enabled-runtime | systemd-remount-fs |
| disabled | blk-availability boot-sysctl ca-certificates chrony-wait chronyd console-getty debug-shell ebtables firewalld fsidd grub2-once haveged issue-add-ssh-keys kexec-load lunmask nfs nfs-blkmap rpcbind rpmconfigcheck serial-getty@ systemd-boot-check-no-failures systemd-confext systemd-network-generator systemd-sysext systemd-time-wait-sync systemd-timesyncd tuned |
| indirect | systemd-userdbd wickedd |

13. Linux kernel boot-time arguments, from /proc/cmdline
 BOOT_IMAGE=/boot/vmlinuz-6.4.0-150600.21-default
 root=UUID=6eb15e0f-1450-419e-a71e-a4777f415e7c
 splash=silent
 mitigations=auto
 quiet
 security=apparmor
 crashkernel=364M,high
 crashkernel=72M,low

14. cpupower frequency-info
 analyzing CPU 83:
 current policy: frequency should be within 800 MHz and 3.90 GHz.
 The governor "performance" may decide which speed to use
 within this range.

boost state support:
 Supported: yes
 Active: yes

15. tuned-adm active
 Current active profile: latency-performance

16. sysctl

| | |
|------------------------------|-------|
| kernel.numa_balancing | 1 |
| kernel.randomize_va_space | 2 |
| vm.compaction_proactiveness | 20 |
| vm.dirty_background_bytes | 0 |
| vm.dirty_background_ratio | 3 |
| vm.dirty_bytes | 0 |
| vm.dirty_expire_centisecs | 3000 |
| vm.dirty_ratio | 20 |
| vm.dirty_writeback_centisecs | 500 |
| vm.dirtytime_expire_seconds | 43200 |
| vm.extfrag_threshold | 500 |
| vm.min_unmapped_ratio | 1 |
| vm.nr_hugepages | 0 |
| vm.nr_hugepages_mempolicy | 0 |
| vm.nr_overcommit_hugepages | 0 |
| vm.swappiness | 10 |
| vm.watermark_boost_factor | 15000 |
| vm.watermark_scale_factor | 10 |
| vm.zone_reclaim_mode | 0 |

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6767P 2.4 GHz processor)

SPECrate®2017_int_base = 1290

SPECrate®2017_int_peak = 1340

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: Feb-2025

Software Availability: Jun-2025

Platform Notes (Continued)

```

17. /sys/kernel/mm/transparent_hugepage
   defrag          always defer defer+madvice [madvice] never
   enabled         [always] madvice never
   hpage_pmd_size  2097152
   shmem_enabled   always within_size advise [never] deny force

```

```

-----
18. /sys/kernel/mm/transparent_hugepage/khugepaged
   alloc_sleep_millisecs  60000
   defrag                 1
   max_ptes_none          511
   max_ptes_shared        256
   max_ptes_swap          64
   pages_to_scan          4096
   scan_sleep_millisecs   10000

```

```

-----
19. OS release
   From /etc/*-release /etc/*-version
   os-release SUSE Linux Enterprise Server 15 SP6

```

```

-----
20. Disk information
SPEC is set to: /home/cpu2017
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdb2       btrfs 222G  44G  174G  21% /home

```

```

-----
21. /sys/devices/virtual/dmi/id
   Vendor:      Cisco Systems Inc
   Product:     UCSC-C240-M8E3S
   Serial:      WZP28420YYF

```

```

-----
22. dmidecode
Additional information from dmidecode 3.4 follows.  WARNING: Use caution when you interpret this section.
The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately
determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the
"DMTF SMBIOS" standard.
Memory:
  16x 0x2C00 MTC40F2046S1RC64BD2 MWFF 64 GB 2 rank 6400

```

```

-----
23. BIOS
(This section combines info from /sys/devices and dmidecode.)
   BIOS Vendor:      Cisco Systems, Inc.
   BIOS Version:     C240M8.4.3.6c.0.0606251427
   BIOS Date:        06/06/2025
   BIOS Revision:    5.35

```

Compiler Version Notes

```

=====
C | 502.gcc_r(peak)
-----

```

```

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2024.2.1 Build 20240711
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.
-----

```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6767P 2.4 GHz processor)

SPECrate®2017_int_base = 1290

SPECrate®2017_int_peak = 1340

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: Feb-2025

Software Availability: Jun-2025

Compiler Version Notes (Continued)

```
=====
C | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak)
  | 557.xz_r(base, peak)
=====
```

```
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2025.2.0 Build 20250605
Copyright (C) 1985-2025 Intel Corporation. All rights reserved.
=====
```

```
=====
C | 502.gcc_r(peak)
=====
```

```
Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2024.2.1 Build 20240711
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.
=====
```

```
=====
C | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak)
  | 557.xz_r(base, peak)
=====
```

```
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2025.2.0 Build 20250605
Copyright (C) 1985-2025 Intel Corporation. All rights reserved.
=====
```

```
=====
C++ | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak) 531.deepsjeng_r(base, peak)
     | 541.leela_r(base, peak)
=====
```

```
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2025.2.0 Build 20250605
Copyright (C) 1985-2025 Intel Corporation. All rights reserved.
=====
```

```
=====
Fortran | 548.exchange2_r(base, peak)
=====
```

```
Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2025.2.0 Build 20250605
Copyright (C) 1985-2025 Intel Corporation. All rights reserved.
=====
```

Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6767P 2.4 GHz processor)

SPECrate®2017_int_base = 1290

SPECrate®2017_int_peak = 1340

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: Feb-2025

Software Availability: Jun-2025

Base Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64
```

Base Optimization Flags

C benchmarks:

```
-w -std=c11 -m64 -Wl,-z,muldefs -xgraniterapids -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-L/home/specdev/intel-compilers/compiler/2025.2/lib -lqkmalloc
```

C++ benchmarks:

```
-w -std=c++14 -m64 -Wl,-z,muldefs -xgraniterapids -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-fdelayed-template-parsing
-L/home/specdev/intel-compilers/compiler/2025.2/lib -lqkmalloc
```

Fortran benchmarks:

```
-w -m64 -Wl,-z,muldefs -xgraniterapids -O3 -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte -auto
-L/home/specdev/intel-compilers/compiler/2025.2/lib -lqkmalloc
```

Peak Compiler Invocation

C benchmarks (except as noted below):

icx

502.gcc_r: icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6767P 2.4 GHz processor)

SPECrate®2017_int_base = 1290

SPECrate®2017_int_peak = 1340

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: Feb-2025

Software Availability: Jun-2025

Peak Portability Flags

```

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

```

Peak Optimization Flags

C benchmarks:

```

500.perlbench_r: -w -std=c11 -m64 -Wl,-z,muldefs
-fprofile-generate(pass 1)
-fprofile-use=default.profddata(pass 2) -xCORE-AVX2(pass 1)
-flto -Ofast -xCORE-AVX512 -ffast-math -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4
-fno-strict-overflow -fno-strict-aliasing
-L/home/specdev/intel-compilers/compiler/2025.2/lib
-lqkmalloc

502.gcc_r: -m32 -L/home/specdev/intel-compilers/compiler/2024.2/lib32
-std=gnu89 -Wl,-z,muldefs -fprofile-generate(pass 1)
-fprofile-use=default.profddata(pass 2) -xCORE-AVX2(pass 1)
-flto -Ofast -xCORE-AVX512 -ffast-math -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/jemalloc32-5.0.1/lib -ljemalloc

505.mcf_r: basepeak = yes

525.x264_r: -w -std=c11 -m64 -Wl,-z,muldefs -xgraniterapids -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fno-alias
-L/home/specdev/intel-compilers/compiler/2025.2/lib
-lqkmalloc

557.xz_r: basepeak = yes

```

C++ benchmarks:

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6767P 2.4 GHz processor)

SPECrate®2017_int_base = 1290

SPECrate®2017_int_peak = 1340

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2026

Hardware Availability: Feb-2025

Software Availability: Jun-2025

Peak Optimization Flags (Continued)

520.omnetpp_r: basepeak = yes

523.xalancbmk_r: basepeak = yes

531.deepsjeng_r: basepeak = yes

541.leela_r: basepeak = yes

Fortran benchmarks:

548.exchange2_r: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic2025-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V2.0-GNR-revI.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic2025-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V2.0-GNR-revI.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.9 on 2026-03-26 20:27:47-0400.

Report generated on 2026-05-12 12:47:58 by CPU2017 PDF formatter v6716.

Originally published on 2026-05-12.