



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6724P 3.6 GHz processor)

SPECrate®2017_int_base = 404

SPECrate®2017_int_peak = 418

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2026

Hardware Availability: Feb-2025

Software Availability: Jun-2025



Hardware

CPU Name: Intel Xeon 6724P
 Max MHz: 4300
 Nominal: 3600
 Enabled: 32 cores, 2 chips, 2 threads/core
 Orderable: 1,2 Chips
 Cache L1: 64 KB I + 48 KB D on chip per core
 L2: 2 MB I+D on chip per core
 L3: 72 MB I+D on chip per chip
 Other: None
 Memory: 1 TB (16 x 64 GB 2Rx4 PC5-6400B-R)
 Storage: 1 x 240 GB SATA SSD
 Other: CPU Cooling: Air

Software

OS: SUSE Linux Enterprise Server 15 SP6
 6.4.0-150600.21-default
 Compiler: C/C++: Version 2025.2 of Intel oneAPI DPC++/C++
 Compiler for Linux;
 Fortran: Version 2025.2 of Intel Fortran Compiler
 for Linux;
 C: Version 2024.2.1 of Intel oneAPI DPC++/C++
 Compiler for Linux;
 Parallel: No
 Firmware: Version 4.3.6c released Jun-2025
 File System: btrfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 32/64-bit
 Other: jemalloc memory allocator V5.0.1
 Power Management: BIOS and OS set to prefer performance
 at the cost of additional power usage



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6724P 3.6 GHz processor)

SPECrate®2017_int_base = 404

SPECrate®2017_int_peak = 418

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2026

Hardware Availability: Feb-2025

Software Availability: Jun-2025

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	64	326	313	327	312	325	313	64	303	336	303	336	303	337
502.gcc_r	64	287	316	286	317	285	318	64	224	405	223	406	224	404
505.mcf_r	64	161	641	161	642	161	643	64	161	641	161	642	161	643
520.omnetpp_r	64	367	229	367	229	368	228	64	367	229	367	229	368	228
523.xalancbmk_r	64	123	549	123	548	123	548	64	123	549	123	548	123	548
525.x264_r	64	120	936	119	938	119	938	64	115	971	116	969	115	971
531.deepsjeng_r	64	218	337	218	336	218	336	64	218	337	218	336	218	336
541.leela_r	64	358	296	358	296	358	296	64	358	296	358	296	358	296
548.exchange2_r	64	180	929	180	929	181	929	64	180	929	180	929	181	929
557.xz_r	64	419	165	418	165	418	166	64	419	165	418	165	418	166

SPECrate®2017_int_base = 404

SPECrate®2017_int_peak = 418

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"
MALLOC_CONF = "retain:true"

General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM memory using Red Hat Enterprise Linux 8.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6724P 3.6 GHz processor)

SPECrate®2017_int_base = 404

SPECrate®2017_int_peak = 418

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2026

Hardware Availability: Feb-2025

Software Availability: Jun-2025

General Notes (Continued)

is mitigated in the system as tested and documented.
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

Platform Notes

BIOS settings:
Hardware prefetcher set to Enabled
Adjacent cache line prefetcher set to Disabled
Patrol scrub set to Disabled
XPT prefetch set to Disabled
LLC prefetch set to Enabled
Enhanced CPU performance set to Auto

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197
running on localhost Sat Apr 11 21:21:22 2026

SUT (System Under Test) info as seen by some common utilities.

----- Table of contents -----

1. uname -a
2. w
3. Username
4. ulimit -a
5. sysinfo process ancestry
6. /proc/cpuinfo
7. lscpu
8. numactl --hardware
9. /proc/meminfo
10. who -r
11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)
12. Services, from systemctl list-unit-files
13. Linux kernel boot-time arguments, from /proc/cmdline
14. cpupower frequency-info
15. tuned-adm active
16. sysctl
17. /sys/kernel/mm/transparent_hugepage
18. /sys/kernel/mm/transparent_hugepage/khugepaged
19. OS release
20. Disk information
21. /sys/devices/virtual/dmi/id
22. dmidecode
23. BIOS

1. uname -a
Linux localhost 6.4.0-150600.21-default #1 SMP PREEMPT_DYNAMIC Thu May 16 11:09:22 UTC 2024 (36c1e09)
x86_64 x86_64 x86_64 GNU/Linux

2. w
21:21:22 up 17 min, 1 user, load average: 0.00, 0.00, 0.00
USER TTY FROM LOGIN@ IDLE JCPU PCPU WHAT

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6724P 3.6 GHz processor)

SPECrate®2017_int_base = 404

SPECrate®2017_int_peak = 418

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Apr-2026
Hardware Availability: Feb-2025
Software Availability: Jun-2025

Platform Notes (Continued)

```
root pts/0 10.29.148.201 21:17 2.00s 0.76s 0.00s -bash
```

3. Username

From environment variable \$USER: root

4. ulimit -a

```
core file size          (blocks, -c) unlimited
data seg size           (kbytes, -d) unlimited
scheduling priority     (-e) 0
file size                (blocks, -f) unlimited
pending signals         (-i) 4123688
max locked memory       (kbytes, -l) 8192
max memory size         (kbytes, -m) unlimited
open files              (-n) 1024
pipe size                (512 bytes, -p) 8
POSIX message queues    (bytes, -q) 819200
real-time priority      (-r) 0
stack size              (kbytes, -s) unlimited
cpu time                 (seconds, -t) unlimited
max user processes      (-u) 4123688
virtual memory          (kbytes, -v) unlimited
file locks               (-x) unlimited
```

5. sysinfo process ancestry

```
/usr/lib/systemd/systemd --switched-root --system --deserialize=31
sshd: /usr/sbin/sshd -D [listener] 0 of 10-100 startups
sshd: root [priv]
sshd: root@pts/0
-bash
-bash
runcpu --nobuild --action validate --define default-platform-flags --define numcopies=64 -c
ic2025.2-lin-graniterapids-rate-20250605.cfg --define smt-on --define cores=32 --define physicalfirst
--define invoke_with_interleave --define drop_caches --tune peak -o all intrate
runcpu --nobuild --action validate --define default-platform-flags --define numcopies=64 --configfile
ic2025.2-lin-graniterapids-rate-20250605.cfg --define smt-on --define cores=32 --define physicalfirst
--define invoke_with_interleave --define drop_caches --tune peak --output_format all --nopower --runmode
rate --tune peak --size refrate intrate --nopreenv --note-preenv --logfile
$SPEC/tmp/CPU2017.021/templogs/preenv.intrate.021.0.log --lognum 021.0 --from_runcpu 2
specperl $SPEC/bin/sysinfo
$SPEC = /home/cpu2017
```

6. /proc/cpuinfo

```
model name      : Intel(R) Xeon(R) 6724P
vendor_id       : GenuineIntel
cpu family      : 6
model           : 173
stepping        : 1
microcode       : 0x1000380
bugs             : spectre_v1 spectre_v2 spec_store_bypass swapgs bhi
cpu cores       : 16
siblings        : 32
2 physical ids (chips)
64 processors (hardware threads)
physical id 0: core ids 0-15
physical id 1: core ids 0-15
physical id 0: apicids 0-31
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6724P 3.6 GHz processor)

SPECrate®2017_int_base = 404

SPECrate®2017_int_peak = 418

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Apr-2026
Hardware Availability: Feb-2025
Software Availability: Jun-2025

Platform Notes (Continued)

physical id 1: apicids 128-159

Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for virtualized systems. Use the above data carefully.

7. lscpu

From lscpu from util-linux 2.39.3:

```

Architecture:                x86_64
CPU op-mode(s):              32-bit, 64-bit
Address sizes:                46 bits physical, 57 bits virtual
Byte Order:                   Little Endian
CPU(s):                       64
On-line CPU(s) list:         0-63
Vendor ID:                    GenuineIntel
BIOS Vendor ID:              Intel(R) Corporation
Model name:                   Intel(R) Xeon(R) 6724P
BIOS Model name:             Intel(R) Xeon(R) 6724P  CPU @ 3.6GHz
BIOS CPU family:             179
CPU family:                   6
Model:                        173
Thread(s) per core:          2
Core(s) per socket:          16
Socket(s):                    2
Stepping:                     1
CPU(s) scaling MHz:          31%
CPU max MHz:                  4300.0000
CPU min MHz:                  800.0000
BogoMIPS:                     7200.00
Flags:                         fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat
                                pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx
                                pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good
                                nopl xtopology nonstop_tsc cpuid aperfmperf tsc_known_freq pni
                                pclmulqdq dtes64 ds_cpl smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm
                                pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
                                xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb
                                cat_l3 cat_l2 cdp_l3 intel_ppin cdp_l2 ssbd mba ibrs ibpb stibp
                                ibrs_enhanced fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms
                                invpcid rtm cqm rdt_a avx512f avx512dq rdseed adx smap avx512ifma
                                clflushopt clwb intel_pt avx512cd sha_ni avx512bw avx512vl xsaveopt
                                xsaves xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
                                cqm_mbm_local split_lock_detect user_shstk avx_vnni avx512_bf16
                                wbnoinvd dtherm ida arat pln pts hwp hwp_act_window hwp_epp
                                hwp_pkg_req avx512vbmi umip pku ospke waitpkg avx512_vbmi2 gfni vaes
                                vpclmulqdq avx512_vnni avx512_bitalg tme avx512_vpopcntdq la57 rdpid
                                bus_lock_detect cldemote movdiri movdir64b enqcmd fsrm md_clear
                                serialize tsxldtrk pconfig arch_lbr ibt amx_bf16 avx512_fp16 amx_tile
                                amx_int8 flush_lli arch_capabilities
L1d cache:                    1.5 MiB (32 instances)
L1i cache:                    2 MiB (32 instances)
L2 cache:                     64 MiB (32 instances)
L3 cache:                     144 MiB (2 instances)
NUMA node(s):                 2
NUMA node0 CPU(s):           0-15,32-47
NUMA node1 CPU(s):           16-31,48-63
Vulnerability Gather data sampling: Not affected
Vulnerability Itlb multihit:  Not affected
Vulnerability L1tf:           Not affected
Vulnerability Mds:            Not affected
Vulnerability Meltdown:       Not affected

```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6724P 3.6 GHz processor)

SPECrate®2017_int_base = 404

SPECrate®2017_int_peak = 418

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Apr-2026
Hardware Availability: Feb-2025
Software Availability: Jun-2025

Platform Notes (Continued)

Vulnerability Mmio stale data: Not affected
 Vulnerability Reg file data sampling: Not affected
 Vulnerability Retbleed: Not affected
 Vulnerability Spec rstack overflow: Not affected
 Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl
 Vulnerability Spectre v1: Mitigation; usercopy/swaps barriers and __user pointer sanitization
 Vulnerability Spectre v2: Mitigation; Enhanced / Automatic IBRS; IBPB conditional; RSB filling; PBRSE-eIBRS Not affected; BHI BHI_DIS_S
 Vulnerability Srbds: Not affected
 Vulnerability Tsx async abort: Not affected

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	48K	1.5M	12	Data	1	64	1	64
L1i	64K	2M	16	Instruction	1	64	1	64
L2	2M	64M	16	Unified	2	2048	1	64
L3	72M	144M	16	Unified	3	73728	1	64

8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.

```
available: 2 nodes (0-1)
node 0 cpus: 0-15,32-47
node 0 size: 515245 MB
node 0 free: 513983 MB
node 1 cpus: 16-31,48-63
node 1 size: 515701 MB
node 1 free: 514989 MB
node distances:
node  0  1
  0: 10 21
  1: 21 10
```

9. /proc/meminfo

MemTotal: 1055690592 kB

10. who -r

run-level 3 Apr 11 21:04

11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)

```
Default Target Status
multi-user      running
```

12. Services, from systemctl list-unit-files

```
STATE UNIT FILES
enabled apparmor auditd cron getty@ irqbalance issue-generator kbdsettings kdump kdump-early
kdump-notify lvm2-monitor postfix purge-kernels rollback sshd systemd-pstore wicked
wickedd-auto4 wickedd-dhcp4 wickedd-dhcp6 wickedd-nanny
enabled-runtime systemd-remount-fs
disabled blk-availability boot-sysctl ca-certificates chrony-wait chronyd console-getty debug-shell
ebtables firewallld fsidd grub2-once haveged issue-add-ssh-keys kexec-load lunmask nfs
nfs-blkmap rpcbind rpmconfigcheck serial-getty@ systemd-boot-check-no-failures
systemd-confext systemd-network-generator systemd-sysext systemd-time-wait-sync
systemd-timesyncd tuned
indirect systemd-userdbd wickedd
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6724P 3.6 GHz processor)

SPECrate®2017_int_base = 404

SPECrate®2017_int_peak = 418

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2026

Hardware Availability: Feb-2025

Software Availability: Jun-2025

Platform Notes (Continued)

13. Linux kernel boot-time arguments, from /proc/cmdline

```
BOOT_IMAGE=/boot/vmlinuz-6.4.0-150600.21-default
root=UUID=6eb15e0f-1450-419e-a71e-a4777f415e7c
splash=silent
mitigations=auto
quiet
security=apparmor
crashkernel=364M,high
crashkernel=72M,low
```

14. cpupower frequency-info

```
analyzing CPU 40:
  current policy: frequency should be within 800 MHz and 4.30 GHz.
                  The governor "performance" may decide which speed to use
                  within this range.

  boost state support:
    Supported: yes
    Active: yes
```

15. tuned-adm active

```
Current active profile: latency-performance
```

16. sysctl

```
kernel.numa_balancing          1
kernel.randomize_va_space      2
vm.compaction_proactiveness    20
vm.dirty_background_bytes      0
vm.dirty_background_ratio      3
vm.dirty_bytes                  0
vm.dirty_expire_centisecs     3000
vm.dirty_ratio                  20
vm.dirty_writeback_centisecs   500
vm.dirtytime_expire_seconds    43200
vm.extfrag_threshold           500
vm.min_unmapped_ratio          1
vm.nr_hugepages                 0
vm.nr_hugepages_mempolicy      0
vm.nr_overcommit_hugepages     0
vm.swappiness                   10
vm.watermark_boost_factor      15000
vm.watermark_scale_factor      10
vm.zone_reclaim_mode           0
```

17. /sys/kernel/mm/transparent_hugepage

```
defrag          always defer+madvise [madvise] never
enabled         [always] madvise never
hpage_pmd_size  2097152
shmem_enabled   always within_size advise [never] deny force
```

18. /sys/kernel/mm/transparent_hugepage/khugepaged

```
alloc_sleep_millisecs  60000
defrag                  1
max_ptes_none           511
max_ptes_shared         256
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6724P 3.6 GHz processor)

SPECrate®2017_int_base = 404

SPECrate®2017_int_peak = 418

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2026

Hardware Availability: Feb-2025

Software Availability: Jun-2025

Platform Notes (Continued)

```

max_ptes_swap          64
pages_to_scan          4096
scan_sleep_millisecs   10000

```

19. OS release

```

From /etc/*-release /etc/*-version
os-release SUSE Linux Enterprise Server 15 SP6

```

20. Disk information

```

SPEC is set to: /home/cpu2017
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdb2       btrfs 222G  16G  202G   8% /home

```

21. /sys/devices/virtual/dmi/id

```

Vendor:         Cisco Systems Inc
Product:        UCSC-C240-M8E3S
Serial:         WZP28420YYF

```

22. dmidecode

Additional information from dmidecode 3.4 follows. **WARNING:** Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

```

Memory:
16x 0x2C00 MTC40F2046S1RC64BD2 MWFF 64 GB 2 rank 6400

```

23. BIOS

(This section combines info from /sys/devices and dmidecode.)

```

BIOS Vendor:      Cisco Systems, Inc.
BIOS Version:     C240M8.4.3.6c.0.0606251427
BIOS Date:        06/06/2025
BIOS Revision:    5.35

```

Compiler Version Notes

```

=====
C          | 502.gcc_r(peak)
=====

```

```

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2024.2.1 Build 20240711
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.
=====

```

```

=====
C          | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak)
          | 557.xz_r(base, peak)
=====

```

```

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2025.2.0 Build 20250605
Copyright (C) 1985-2025 Intel Corporation. All rights reserved.
=====

```

```

=====
C          | 502.gcc_r(peak)
=====

```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6724P 3.6 GHz processor)

SPECrate®2017_int_base = 404

SPECrate®2017_int_peak = 418

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2026

Hardware Availability: Feb-2025

Software Availability: Jun-2025

Compiler Version Notes (Continued)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2024.2.1 Build 20240711
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

=====
C | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak)
| 557.xz_r(base, peak)
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2025.2.0 Build 20250605
Copyright (C) 1985-2025 Intel Corporation. All rights reserved.

=====
C++ | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak) 531.deepsjeng_r(base, peak)
| 541.leela_r(base, peak)
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2025.2.0 Build 20250605
Copyright (C) 1985-2025 Intel Corporation. All rights reserved.

=====
Fortran | 548.exchange2_r(base, peak)
=====

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2025.2.0 Build 20250605
Copyright (C) 1985-2025 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6724P 3.6 GHz processor)

SPECrate®2017_int_base = 404

SPECrate®2017_int_peak = 418

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2026

Hardware Availability: Feb-2025

Software Availability: Jun-2025

Base Portability Flags (Continued)

548.exchange2_r: -DSPEC_LP64

557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

```
-w -std=c11 -m64 -Wl,-z,muldefs -xgraniterapids -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-L/home/specdev/intel-compilers/compiler/2025.2/lib -lqkmalloc
```

C++ benchmarks:

```
-w -std=c++14 -m64 -Wl,-z,muldefs -xgraniterapids -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-fdelayed-template-parsing
-L/home/specdev/intel-compilers/compiler/2025.2/lib -lqkmalloc
```

Fortran benchmarks:

```
-w -m64 -Wl,-z,muldefs -xgraniterapids -O3 -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte -auto
-L/home/specdev/intel-compilers/compiler/2025.2/lib -lqkmalloc
```

Peak Compiler Invocation

C benchmarks (except as noted below):

icx

502.gcc_r: icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64

502.gcc_r: -D_FILE_OFFSET_BITS=64

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6724P 3.6 GHz processor)

SPECrate®2017_int_base = 404

SPECrate®2017_int_peak = 418

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2026

Hardware Availability: Feb-2025

Software Availability: Jun-2025

Peak Portability Flags (Continued)

```

505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

```

Peak Optimization Flags

C benchmarks:

```

500.perlbench_r: -w -std=c11 -m64 -Wl,-z,muldefs
-fprofile-generate(pass 1)
-fprofile-use=default.profdata(pass 2) -xCORE-AVX2(pass 1)
-flto -Ofast -xCORE-AVX512 -ffast-math -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4
-fno-strict-overflow -fno-strict-aliasing
-L/home/specdev/intel-compilers/compiler/2025.2/lib
-lqkmalloc

502.gcc_r: -m32 -L/home/specdev/intel-compilers/compiler/2024.2/lib32
-std=gnu89 -Wl,-z,muldefs -fprofile-generate(pass 1)
-fprofile-use=default.profdata(pass 2) -xCORE-AVX2(pass 1)
-flto -Ofast -xCORE-AVX512 -ffast-math -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/jemalloc32-5.0.1/lib -ljemalloc

505.mcf_r: basepeak = yes

525.x264_r: -w -std=c11 -m64 -Wl,-z,muldefs -xgraniterapids -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fno-alias
-L/home/specdev/intel-compilers/compiler/2025.2/lib
-lqkmalloc

557.xz_r: basepeak = yes

C++ benchmarks:

520.omnetpp_r: basepeak = yes

```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2026 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6724P 3.6 GHz processor)

SPECrate®2017_int_base = 404

SPECrate®2017_int_peak = 418

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2026

Hardware Availability: Feb-2025

Software Availability: Jun-2025

Peak Optimization Flags (Continued)

523.xalancbmk_r: basepeak = yes

531.deepsjeng_r: basepeak = yes

541.leela_r: basepeak = yes

Fortran benchmarks:

548.exchange2_r: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic2025-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V2.0-GNR-revI.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic2025-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V2.0-GNR-revI.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.9 on 2026-04-11 21:21:21-0400.

Report generated on 2026-05-06 09:59:00 by CPU2017 PDF formatter v6716.

Originally published on 2026-05-05.